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Still round the comer there may wait 
a new road or a hidden gate 
And though we pass them by today, 
tomorrow we may come this way 
And take the hidden paths that nin 
towards the Moon or to the Sun. 
J. R. R. Tollden 
The Fellowship of the Ring 
Abstract 
This thesis presents an experimental and theoretical investigation of electrical failure 
in MOS structures, with a particular emphasis on short-pulse and ESD failure. It begins with 
an extensive survey of MOS technology, its failure mechanisms and protection schemes. A 
program of experimental research on MOS breakdown is then reported, the results of which 
are used to develop a model of breakdown across a wide spectrum of time scales. This 
model, in which bulk-oxide electron trapping/emission plays a major role, prohibits the direct 
use of causal theory over short time-scales, invalidating earlier theories on the subject. 
The work is extended to ESD stress of both polarities. Negative polarity ESD 
breakdown is found to be primarily oxide-voltage activated, with no significant dependence 
on temperature of luminosity. Positive polarity breakdown depends on the rate of surface 
inversion, dictated by the Si avalanche threshold and/or the generation speed of light-induced 
carriers. An analytical model, based upon the above theory is developed to predict ESD 
breakdown over a wide range of conditions. 
The thesis ends with an experimental and theoretical investigation of the effects of 
ESD breakdown on device and circuit performance. Breakdown sites are modelled as 
resistive paths in the oxide, and their distorting effects upon transistor performance are 
studied. The degradation of a damaged transistor under working stress is observed, giving 
a deeper insight into the latent hazards of ESD damage. 
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Chapter 1 
Introduction 
1.1 Historical Background 
Active electronic components form the basis of computers, communication networks, 
spacecraft control systems and all other modem electronic hardware. Such devices can 
amplify electrical signals and perform switching operations in logic circuits. The history of 
the active device can be traced back to the 1880s when Edison discovered that a hot cathode 
passed an electric current across a vacuum to a neighbouring anode. This led to the invention 
the thermionic 'diode' valve by Fleming in 1904. In 1907, de Forest improved Fleming's 
design, producing the 'Audion' or 'triode' valve, in which the current between a hot cathode 
and a cold anode was controlled by a voltage applied to an intervening 'grid'. The triode was 
the earliest active electronic component. Variations on this design dominated the market until 
the 1950s when they were gradually superseded by the cheaper and less cumbersome 
'transfer-resistor' or 'transistor', an active device based on the emerging solid-state 
technology [1]. 
The earliest transistor design was patented in the United States and Canada by 
J. E. Lillenfeld in 1925 [2]. Its proposed operation was not unlike that of de Forest's triode. 
Current flowing in a copper sulphide channel between gold 'drain' and 'source' electrodes 
was controlled by a voltage applied to an aluminium 'gate' electrode. In 1928, Lillenfeld 
patented the earliest insulated gate field effect transistor (IGFET) design, in which the 
conductivity of a copper sulphide channel was controlled by the voltage on a gate, insulated 
from the channel by a layer of aluminium oxide [2,3]. The IGFET was also patented by Heil 
in Great Britain in 1935 [4]. These designs were the forerunners of the modem MESFET and 
MOSFET transistors. It is extremely doubtful, however, that any workable transistors were 
constructed at this time. 
The first known operational transistor, a germanium bipolar device, was developed 
in 1947 by Shockley, Bardeen and Brattain [5,6]. By the late 1950s, small scale bipolar 
integrated circuits' (SSI) were manufactured but these were limited by high power 
dissipation and complicated fabrication processes. 
'. This thesis deals exclusively with monolithic (as opposed to hybrid) integrated circuits. 
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[Note: Various definitions of LSI, VLSI etc. are employed by different authors. Here, the 
definitions used by A. D. Milne [16] are adopted. ] 
In 1948, Shockley and Pearson performed a successful (albeit crude) practical 
demonstration of Lillenfeld's IGFET principle [7]. However, it was not until 1960, with the 
advent of silicon planar technology, that the first modem 'metal-oxide-semiconductor-field- 
effect-transistor' or MOSFET was developed [8]. Although germanium and gallium arsenide 
based MOSFETs were developed [9,10], silicon soon proved the best material for these 
devices, due to the suitability of its high quality native oxide (SiO) for a gate insulator. 
Although the early MOSFETs suffered from dielectric instability [8], the advancement of 
silicon oxidation technology permitted the practical application of the MOSFET by the late 
1960s. 
The simple structure and low power dissipation of the MOSFET allowed a greater 
number of components to be fabricated per unit area of silicon. Medium scale integration 
(MSI) followed in the mid to late 60s and large scale integration (LSI) in the 70s. This latter 
category includes the 8 and 16 bit microprocessors and RAM chips up to 64 Idlobytes. Very 
large scale integration (VLSI) followed in the 1980s, with the fabrication of 32 bit 
microprocessors and 256K RAMs. Such scales of integration can approach one million 
devices per chip. The growth of integrated circuit complexity over the 70s and 80s is 
illustrated in Fig. 1.1 [111 - 
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Figure 1.2: Cross Section of Enhancement Mode n-Channel MOSFET 
1.2 Operation of the MOSFET [e. g. 12,13] 
The MOSFET is amongst the simplest and most logical designs for an active device. 
A simple n-channel enhancement mode (E-mode) MOSFET is shown in Fig. 1.2. It consists 
of a p-type silicon substrate with an etched field-oxide forming a controlled gate dielectric. 
The gate is formed by a deposited metal (or degenerately doped polycrystalline silicon) layer 
upon this oxide. Heavy n-type implantations form the drain and source contacts. A p-channel 
device can be visualised by reversing the polarity of doping in the drain, source and channel 
regions. The device is essentially a four terminal structure, its contacts being the gate, 
source, drain and substrate (or back contact). The latter may be given a reference voltage or 
may be left floating. 
This discussion is confined to transistor operation in the 'common source' mode, i. e. 
the source terminal will be used as the voltage reference. If the gate-source voltage V., is 
held at zero, the channel material remains p-type and an n'-p-nl structure appears between 
the drain and source. Thus (apart from junction leakage current), the drain current Idremains 
zero, irrespective of the drain-source voltage Vd,. If V., is made sufficiently positive, 
minority electrons are attracted into the channel, forming an n-type 'inversion' layer between 
drain and source. In this condition, an n+-n-n+ structure appears between drain and source 
and current flows in the drain. Iddepends upon the inversion layer charge, which is in turn 
controlled by Vg,. 
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In a depletion mode (D-mode) device, the situation is reversed. The conductive 
channel between drain and source is implanted during fabrication and a drain current flows 
under zero V,,,. If V,, becomes negative, electrons are expelled from the channel and the 
drain current falls. Both E-mode and D-mode MOSFETs are used extensively in modem 
microelectronics. The characteristics of the MOSFET are discussed more fully in Chapter 
Two. 
1.3 The Future of MOS Technology 
For reasons of economy and speed of operation, the further miniaturisation and 
increased packing density of electronic devices is desirable. Ultra large scale integration 
(ULSI) is now being envisaged, in which tens of millions of devices will be fabricated per 
chip [14]. Some authorities predict that ULSI will be available by the year 2000 [15], 
permitting the fabrication of an entire computer system upon a single integrated circuit. This 
will greatly reduce the cost and unreliability associated with external connections. 
Since a ten million transistor chip can be rendered useless by the failure of a single 
transistor, the fabrication of reliable devices is of increasing importance. Furthermore, 
micrometer-scale MOSFETs, fabricated by electron-beam or X-ray lithography [ 16] introduce 
failure mechanisms associated with their small dimensions. For example, 'hot' electrons, 
accelerated by the high electric fields in the channel region, can enter the oxide and become 
trapped, causing parametric drift during working life. Additionally the dissipation of spurious 
electromagnetic pulses (EMP) and electrostatic discharges (ESD) in small structures can 
cause thermal dissociation of the semiconductor material or dielectric breakdown of the thin 
S'02 gate dielectrics [17]. ESD has now become so important that specialist annual 
conferences in Europe and the U. S. A. are devoted to its study. Another difficulty is 
introduced when two neighbouring MOSFETs interact to form an SCR (silicon controlled 
rectifier), which can be triggered (or 'latched') by an ESD or EMP event. This latter 
mechanism is termed 'latchup' [18]. 
In view of these problems, the long-term future of the MOSFET is uncertain. 
Alternative technologies have been proposed, including high-T, superconducting FETs [19], 
nonlinear optical logic aný molecular electronics [20]. However, since these technologies are 
far from technical maturity, the MOSFET's ma or short-term competitors are based on less 
exotic principles. Recently, much attention has been focused upon the III/V group of 
compounds (e. g. GaAs, InP, AlAs) which, with advances in processing techniques, can be 
readily produced on an industrial scale [21]. A common example of a III/V device is the 
GaAs MESFET. The extremely high electron mobility of GaAs (8500 cmýVls-l compared 
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with 1350 cmV-ls-I in Si [12]) renders this device ideal for high speed switching circuits. 
Furthermore, modem fabrication techniques allow complex integrated circuits to be realised 
in GaAs. The GaAs MESFET may therefore prove to be a major competitor to the MOSFET 
in the 21st. century, particularly if the advantageous properties of GaAs can be combined 
with those of silicon [22]. Alternative high-mobility devices may be constructed using 
Si/SiGe superlattice structures, whose electronic band structures can be tailored for specific 
applications [23]. 
The study of the reliability of these structures is, however, still in its early stages and 
it is still possible that enhanced-reliability MOS devices will prevail. 
1.4 Study Synopsis 
The study presented in this thesis relates to electrically induced damage in MOS 
devices with a particular emphasis on electrostatic discharge failure. Experimental and 
theoretical work is reported from which an accurate analytical model is developed. 
The remainder of thesis is divided into the following eight chapters. 
Chapter 2 outlines the properties of Si029 the metal-oxide-semiconductor system and the 
MOS transistor. The effects of miniaturising the MOSFET are then described 
and a 'second-order' model of a miniature device is discussed. The chapter 
ends with a brief overview of the various MOS technologies currently 
available. 
Chapter 3 describes the various reliability concerns relevant to MOS technology. The 
various causes of event-related failure (ESD, EOS, EMP etc. ) are introduced 
and discussed. This is followed by a review of the physical mechanisms of 
MOS failure (eg. oxide dielectric breakdown, hot electron injection and 
latchup) and a brief summary of the techniques used to protect circuits from 
failure. These investigations show that relatively little research has been 
performed onS'02dielectric breakdown under fast transient and electrostatic 
discharge (ESD) pulse stress, and this area is chosen as the main topic of the 
thesis. 
Chapters 2 and 3 present the technological background to the thesis. Chapters 4 to 9 
present the author's own original research into MOS reliability. 
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Chapter 4 describes the apparatus and test samples used for the experimental work of the 
thesis. The apparatus is designed to study MOS oxide breakdown under 
voltage, current and electrostatic discharge (ESD) stress conditions. The 
experimental MOS structures, which include a wide range of MOS 
technologies, are then described. 
Chapter 5 presents the results of a preliminary program of experimental research, 
performed using the apparatus and test samples of Chapter 4. 
Chapter 6 discusses the experimental results of Chapter 5 and presents additional 
diagnostic experiments designed to shed further light on the processes 
involved. A qualitative model is developed, which presents a unified picture 
of breakdown across a wide spectrum of experimental conditions, including 
constant voltage, constant current and ESD. 
Chapter 7 extends the breakdown theory of Chapter 6 into the realms of quantitative 
simulation and develops an accurate mathematical model of ESD oxide 
breakdown under both polarities. 
Chapter 8 studies the effect of ESD oxide breakdown upon device and circuit 
performance. The problem of ESD induced latent damage is examined both 
experimentally and theoretically. 
Chapter 9 draws conclusions from the results of the thesis and shows how they may be 
used to improve reliability and quality control in the semiconductor industry. 
The experimental facility has been under development for several years and earlier 
versions have been described by Amerasekera [17] and Franklin [24]. The current system, 
including several innovations introduced by the author, is fully described in this work. The 
experimental samples, which were obtained from several suppliers, are also described in 
detail. 
Some of the original work in Chapters 4 to 8 has already been published as a series 
of papers in fully refereed specialist conferences [25-28] and as a series of progress reports 
to the Ministry of Defence [29-31] by whom this research- was funded. Abstracts to the 
progress reports are given in Appendix B, and all the published papers are reproduced in 
Appendix C. 
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Chapter 2 
MOS Technology in Theory and Practice 
2.1 Introduction 
This chapter examines the nature of the metal-oxide-silicon (MOS) system and shows 
how the structure is practically utilised. It begins by describing the structure and properties 
of thermal silicon dioxide and goes on to develop a simple 'first order' d. c. MOSFET model. 
Since the SiO2 structure is highly complex and poorly understood by even the best 
authorities, the treatment is highly simplified and priority is given to those matters directly 
relevant to this thesis. 
The 'second order' effects of miniaturisation are then considered and appropriate 
modifications to the first order model are introduced. The chapter ends with a discussion of 
some of the major variants of MOS technology. 
2.2 The Physics of Silicon Dioxide 
2.2.1 Properties and ApplicationsOf 
Si02 
S'02or 'silica' is the native oxide of crystalline silicon. It is chemically identical to 
crystalline quartz and is the major constituent of most glasses. It grows rapidly on clean 
silicon surfaces to a depth of about 2nni on exposure to room temperature air. Since such 
thin layers have little practical use, thicker oxides are grown at about 1000*C in oxidation 
furnaces over periods of time between 15 minutes to 2 hours [1]. Although oxide growth can 
be achieved by room temperature anodization [1,2], chemical vapour deposition (CVD) [2] 
or via an oxygen plasma [2] , the present text 
is confined to thermal oxidation. The oxidising 
ambient can be pure 02 for 'dry' oxides or steam for 'wet' oxides, the wet oxide having a 
faster growth rate at the expense of electrical stability [1]. The Si/wet SiOý surface is also 
much smoother than the Si/dry S'02 interface [3]. Dry oxidation is usually followed by 
annealing in N2 or H2 between 350 and 1000"C [1,2] in order to improve its electrical 
stability and dielectric strengt 
,h 
[4]. Full reviews of the silicon oxidation process are given 
by Rigo [2], Mott [51, Verwey et al. [6] and Kooi [7]. 
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Si02 plays two major roles: Firstly as a 'Passivating' layer and secondly as a 
MOSFET gate dielectric. PassivatingSiO2 iSusually thick (of the order of 1jAm) and confers 
the following advantages: 
1. It reduces the density of interface states on the silicon surface which seriously affect 
device performance (Section 2.2.5). 
2. It protects the silicon from unwanted electrical contact, allowing aluminium tracks to 
be deposited upon the wafer. 
3. It provides a chemical barrier, preventing foreign atoms from entering the underlying 
silicon [7]. 
4. The thickness and high permittivity of SiO2 protect the silicon from the field effect 
of itinerant ions on the wafer surface. 
5. Since SiO2has a low density compared to silicon, it provides a degree of mechanical 
protection [8]. 
Since the electrical stability of passivation is not normally of paramount importance, 
'wet' oxides are usually used since they have a rapid growth rate [1]. 
The second major application of SiO2is as a gate insulator in MOS devices. Although 
thermally grownSi02 is the best known material for a gate insulator, its properties are far 
from perfect. 'Dry' oxidation is usually used, since the gate oxide integrity and stability is 
of importance to the circuit performance and reliability [1]. Strategies have been developed 
to improve the electrical properties of gate oxides, including the addition of HCI in the 
oxidising ambient [9] and the deposition of an additional yttrium oxide or silicon nitride 
dielectric layer [10,11]. - 
2.2.2 Atomic Structure 
When grown under controlled conditions, the silica exhibits a vitreous quality, i. e. 
the atomic arrangement contains a degree of short-range order, although without any long- 
range organisation. For this reason, the vitreous SiO2 structure is termed a 'network' rather 
than a 'lattice', the latter term being reserved for crystalline structures [12]. 
Each silicon atom shares its outer 3se orbitals with four neighbouring oxygen atoms, 
forming a SiO4 tetrahedral unit cell (see Fig. 2.1). Each oxygen atom is shared between two 
such cells, forming a 'bridge' between neighbouring Si atoms. In vitreous silica, the angle 
between the bonds can vary between 110 and 180" [12], with a mean value of approximately 
153" [5]. The silicon atoms are separated by approximately 0.3nm [6,12], while oxygen 
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atoms are about 0.265nm apart [12]. The bonds themselves are largely covalent, containing 
an ionic component of about 20% of the total bond energy [6]. The resulting structure is 
fairly open, giving a high mobility to both electrons and ions [1,5]. 
a= Oxygen Atom Silicon Atom 
Fligure 2.1: Schematic 2-dimensional representationof S'-S'021nterface. 
2.2.3'Electronic Structure 
Despite the lack of long-range order, vitreous SiO2 has sufficient short-range 
regularity to diffract the electron wave functions into a valance and a conduction band. 
Fig. 2.2 shows a simplified density of states function for SiO2. Its main feature is its 8.86V 
forbidden gap [12], which is amongst the widest occurring anywhere in nature. Thermal 
electron-hole pair generation across this energy gap is practically non-existent at room 
temperature, rendering the material a phenomenally good insulator. However, the structure 
can conduct electricity by electron injection into the conduction band or hole injection into 
the valence band. 
The valence and conduction band edges of vitreous SiO2 are poorly defined in the 
energy domain and 'tails' of localised and semi-localised states extend approximately 4.7meV 
into the forbidden gap [5,13]. These states are introduced by the natural angular variation and 
elongation of bonds associated with a non-crystalline structure [12]. They form part of the 
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group of Intfinsic defects discussed later the next section. 
3y 
The conduction band is believed to be approximately parabolic for low energy 
electrons. The dispersion relationship between an electron's wave-number k and energy E 
for a parabolic band is given by 
2 2a (E - E, ) 2(1) 
M XO=h2/ where a is a constant. The effective electron mass (&E/dkF) is equal to 'a for all 
values of E above and below E,. This simple model suffers from the disadvantage that it 
predicts no valence band-, giving imaginary values of k for all energies below E, This is 
remedied by using the Franz 'two-band' dispersion model [14]: 
k2= 2a (E - E, )(I + 2(2) V Eg 
where 1ý is the width of the forbidden gap. In this case R,., * is only equal to a at the 
conduction band edge, its value increasing for E>E, and decreasing for E<E,. At the 
energy-gap midpoint Ei=E, -E, /2, the effective mass changes sign and becomes negative. (It 
should be noted that the Franz model is purely empirical, with no justification other than the 
fact that it predicts two energy bands. ) 
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Experiments show that low energy electrons (<2eV) in Si% have an effective mass 
of approximately 1.3mo falling to l. OmO at higher energies [6]. These electrons drift freely 
under the influence of an electric field with a mobility of about 20criNV/sec [5,15,16], which 
decreases with increasing temperature [5]. There are several conflicting estimates of the 
electron mean free path length in Si02, most of them varying between O. lnm and 3nm [6]. 
Holes are believed to be localised in the non-bonding 2p oxygen orbitals which form 
the top of the valence band, distorting the equilibrium positions of nearby nuclei and thereby 
forming small polarons [5,17,18]. Hopping of holes between neighbouring orbitals is 
characterised by the small polaron formation time (- 10-12s) and the hole mobility is therefore 
low. According to Hughes [17], the hole mobility is 2.10'cm2/V/sec, and it appears to 
increase with temperature [5]. Estimates of effective hole mass vary between lmo and 10mo 
[6]. 
2.2.4 Bulk Oxide Defects 
Structural defects inSi02play an extremely important role in the behaviour of MOS 
structures. Several species of defect exist, which may be classified into three main groups: 
point defects which exist at single atomic sites, complex defects which are clusters of point 
defects, and Microheterogenities which are devitrified regions in an otherwise non-crystalline 
oxide [12]. 
The 'point defect' category can be subdivided into two sub-species: Intrinsic and 
Extrinsic. An intrinsic defect can be defined as any feature which disturbs the periodic nature 
of the silica structure, and may include a broken, strained or elongated bond, a non-bridging 
oxygen atom or a silicon/oxygen vacancy (sometimes called an interstitiab [12]. These 
defects reflect the oxide quality, and depend not only upon the oxidation and annealing 
conditions but also the effects of the subsequent processing steps [1,6]. 
A single electron on an unconnected bond (known as an E' centre [5]) is clearly able 
to accept or donate an electron and appears as a trap state in the forbidden gap. A trap with 
a tendency to donate an electron to the conduction band, becoming positively charged, is said 
to be donor type. Similarly a trap which accepts an electron to become negatively charged 
is called an acceptor [1]. These traps have been experimentally studied using a number of 
techniques including capacitance-voltage (C-V) profiling [19] and transient photodepopulation 
[20]. 
Trap occupation Idnetics can be modelled by the first order rate equation [6,12] 
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an 
: 
J. va (N - n) 2(3) at q vd 
where N is the trap density, n is the trapped electron density, I is the current density in the 
oxide conduction band, v, ý is the thermal electron velocity, v, is the electron drift velocity 
and a is the trap capture cross section. The latter parameter, which represents the area 
surrounding a trap through which an electron must pass in order to be captured, depends 
upon the electron Idnetic energy and hence the electric field. It also depends upon whether 
the trap is electrically neutral, negatively charged (coulombic repulsive) or positively charged 
(coulombic attractive) [6]. Typical a values are given in Table 2.1, together with their 
relative field sensitivities. 
Table 2.1: Data on Capture Cross Sections [61 
Type of Trap Capture Cross Section a Relative Meld 
(cm') Dependence of or 
Coulombic Attractive 10-11 - 1071, High 
Trap (CAT) 
Neutral Trap State (NTS) 10-14 _ 10-18 Medium 
Coulombic Repulsive Trap 10-11 - 10-11 Low 
L- (CRT) I II 
Extrinsic defects are associated with the presence of foreign ions, typicafly Na', 
appearing as positive charge in the oxide [12]. These ions are relatively mobile and can drift 
through the oxide under the influence of an applied field. This ionic charge is usually 
modelled in terms of an 'effective' oxide charge density Q., (C/cmI) appearing at the silicon- 
oxide interface. 
Trap states can significantly affect the electronic properties of the oxide. If the trap 
density is high, carriers can tunnel or 'hop' between traps, providing an additional 
mechanism for electronic conduction [13,21,22]. If the traps are very closely spaced, their 
wave functions may overlap, forming a 'metallic' energy band within the insulator [13]. 
Trapped electrons can also be thermally emitted into the conduction band under a high 
electric field, an effect known as Poole-Frenkel emission [131. 
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2.2.5 TheSi-Si02Defects 
A cleaved Si crystal has a high density of surface trap states introduced by incomplete 
or 'dangling' orbitals. These behave as interband surface states or traps and have the same 
areal density as the surface atoms (i. e. - 10"traps/cm). Although a thermally grownS'02 
layer passivates the surface, completing most of the surface orbitals, the periodic mismatch 
between the Si and SiO2 networks implies that some Si bonds remain incomplete (see 
Fig. 2.1). Stretched, twisted and dangling bonds do indeed appear on passivated Si-Si02 
interfaces, introducing an 'interface' trap density of the order of 1012 traps/ce [23]. Extrinsic 
defects associated with ionic contaminants can also exist [24] and although both donor and 
acceptor species exist at the interface, the donors are more numerous and the net surface 
charge is positive [6]. Hence the extrinsic surface state charge can be modelled by a positive 
charge density Q, 
Interface state density is affected by the type and density of Si dopants, boron giving 
a higher trap density than phosphorus or arsenic due to an introduced oxygen deficiency [6]. 
Interface states can sometimes be annealed away by post-oxidation low-temperature thermal 
processing [6], although this can increase rather than decrease the defect density [25,261. 
This is in some cases due to void formation under the deoxidation reaction (Si+SiOj-1-2SiO t) 
across the Si-Si% interface. It can be prevented by increasing the02content of the annealing 
ambient, thereby causing compensatory reoxidisation [27]. Interface traps are also generated 
under electric field stress, although these may have slightly different properties from the pre- 
existing defects [28]. 
The charged interface states, together with unoxidised Sil ions, present a charge 
storage capacity at the interface, which can be detected using charge-pumping analysis [29], 
ax conductance measurement [30] or deep-level transient spectroscopy [311. Traps also 
cause enhanced scattering in the MOSFET inversion layer, and their density can therefore 
be measured in terms of the thermal 1/f noise [321. The trapped interface charge density is 
denoted Q., (C/cO). 
2.2.6 The Gate-SiO2 Interface 
The most common materials used for gate fabrication are aluminium and polysilicon 
(polycrystalline silicon). Both materials are applied to the Sioý by vapour deposition, and 
exhibit a polycrystalline structure. The polysilicon/SiO2 junction can be considered to display 
similar properties to the thermal Si/Si02 interface. The energy barrier between the polysilicon 
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Figure 2.3: Energy band diagrams for PolySi/SiOý and Al/Si02 MOSStructures. 
gate and theSi02can be characterised in terms of the effective work function 0., i. e. the 
potential -difference between the silicon Fermi-level and the oxide conduction band. 
Alternatively the effective electron affinity X., i. e. the potential difference between the oxide 
and silicon conduction band edges can be used. Both parameters, shown schematically in 
Fig-2.3(i), can be measured using the internal photoemission technique [6,16]. TheSi_Si02' 
interface appears to have a 0,, of approximately 3.15eV, a value which varies slightly with 
the Si crystal orientation [6]. The quantum mechanical tunnelling experiments of Lenzlinger 
and Snow [14] suggest an additional dependence of 0,, upon temperature. If the gate material 
is metallic [Fig. 2.3(ii)], the effective electron affinity is meaningless since the conduction 
band edge bears little relation to the energy of cathode electrons. The effective work function 
is therefore the only meaningful parameter, equalling 4.1V for an aluminium, gate material. 
2.3 Theory of MOSFET Operation 
2.3.1 The Inversion Layer [1,8,33,34] 
Fig. 2.4 shows a simplified energy band diagram of the silicon-oxide interface in an 
n-channel MOSFET. The surface is assumed to be in thermal equilibrium, and can therefore 
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be modelled by a single Fermi-level Ef. A positive gate bias bends the silicon valence band 
edge F, away from Ef, reducing the valence band hole density and creating a negatively 
charged depletion layer of width Wd. Further increases in the gate bias bring E, close to Ef, 
inducing conduction band electrons and forming an inversion layer. 'Strong' inversion is 
defined to occur when the surface electron density exceeds the bulk hole density, i. e. when 
the surface potential 0. > 20f, where of is the bulk Fermi potential (=[kT/q]log, [N. /nj. ). 
Once strong inversion is achieved, the depletion layer width ceases to increase with 
increasing gate bias, and saturates at a value Wd(. ). The gate bias for which 0, = 20f is 
called the strong inversion threshold voltage and is denoted VT. In n-channel devices, VT is 
positive for an E-mode device and negative for a D-mode device (the reverse is true for a 
p-channel device). VTis given by 
VT A 4ow QOX QSS 
- 
Qd 
+2 2(4) 
q--F ox ox 
COX 
where A0. is the difference between the gate and substrate effective work functions, Q., is 
the surface state charge density, Qd is the maximum depletion layer charge density and Q. 
is the effective internal oxide charge density due to ions and bulk-oxide traps, referred to the 
S'-Si02 surface. According to the depletion approximation, Qd = -qN. Wd(. ) 
-2(qeOe, jN. 0f)I (Section 2.3.2). 
Another commonly used parameter is theflat-band voltage VFB, i. e. the voltage which 
must be applied in order to make the oxide energy bands flat and the oxide voltage zero. VFB 
is given by 
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VFB 
A 4,,, 
-- 
Qox + Qss 2(5) 
q COX 
The inversion layer does not appear instantaneously as the bias voltage is applied. It is 
gradually built up from electron-hole pairs thermally generated in the depletion layer or 
electrons wandering into the depletion region from the bulk silicon. Inversion layer growth 
is governed by the minority carrier response time which is usually somewhere between 
lOmsec and Isec [33]. 
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2.3.2 First Order MOSFET Model [1,8,34,35] 
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4V 
3v 
2V 
iv 
MOSFETs are often characterised in terms of their drain-source characteristics, in 
which drain current Id is plotted against Vd. for constant values of Vg. (Fig. 2.5). The 
characteristics can be divided into two sections: the 'linear' region, in which L increases with 
increasing Vd, and the 'saturation' region in which L remains constant. 
Fig. 2.6 shows a cross section of a MOSFET. Ld, is the channel length and x is the 
distance of any point along the channel from the source. Let V(x) and Q(x) represent the 
voltage and the inversion-charge profiles across 0<x< Ld,. Below the drain saturation 
voltage V, (., ), the characteristics can be modelled within the gradual channel approximation. 
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According to Ohm's law, the drain current Id is related to Q(x) (C/cm) by the equation 
Iddx =pW Q(x) d V(x) 2(6) 
where ja 
is the Si surface carrier mobility and W is the channel width. Q(x) can be 
determined by considering that the gate voltage V., must be equal to the sum of the flat-band 
voltageVFBI the Si surface potential 0, (x) and the oxide voltage V.., (x). In strong inversion, 
0, (x) =20f+V(x) and V,, (X) =-[Qd(X) + Q(x)]ICO,, Furthermore, the depletion approximation 
requires that Qd(x) =-(2qeOc, jNj2OrV(x)D'ý. Combining all these expressions and solving for 
Q(x) yields 
v+ 
Qox + Qss 
. 
2(7) Q(X) COX gs COX 2ýf - V(x) - COX 
I 
The final term in Eqn. 2(7) represents the depletion layer charge density Qd. If the effect of 
V(x) upon Qd is ignored, then Eqns. 2(4) and 2(7) can be combined to yield 
vv 2(8) Qw " Cox [ gs -T- 
V(X)] 
This approximation shall be used for the remainder of this chapter. Inserting Eqn. 2(8) into 
Eqn. 2(7) and integrating yields the relationship between Vd,, Vg 
., and 
Id. In the linear region, 
the inversion layer extends throughout the channel, and the integration can be performed 
from x=O to x=Ld,. In a large dimension device in which the electric fields are low, tz has 
a constant value kto and the equation becomes 
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= Gradual Channel Approximation 
VT dsl ;0V 2(9) &: ý: V Id d., 
Vs 
s-V-L dv(=) Lds 2 
When Vd, reaches the saturation voltage Vd, (., )=(V,, i-VT), insufficient gate-channel 
voltage exists at the drain end of the channel to support inversion. This condition, termed 
pinch-off, is characterised by a saturation drain current Id(. 1) 9 given 
by 
w Pocox 
(V -VV 2(10) 2 Ld, gs T)2 
; ds > 
Vds(sm) 
Above Vd, (,,, ), the inversion layer recedes from the source, reducing the effective channel 
length (see Fig. 2.6). In large dimension MOSFETs, this effect is negligible and the drain 
current saturates at Id(w). This is called the saturation region, and it forms the operating 
condition for most analogue circuits. Saturation performance is characterised by the 
transconductance gm, defined as a1d(., )/aV,,,. Differentiation of Eqn. 2(10) w. r. t. 
V., yields the 
following expression for g.: 
gm =w 
ilocox 
(v -V 
Lds g., 
Fig. 2.5 shows a typical set of characteristics predicted by Eqns. 2(9) and 2(10). 
2.4 Miniaturisation of the MOSFET 
2.4.1 Device Scaling [8,34] 
2(11) 
The 'first-order' model developed in the previous section can be used to predict the 
effects of device miniaturisation. If the device voltages, currents and dimensions (lateral and 
horizontal) are multiplied by a factor a (< 1) and the substrate doping is multiplied by 1/ci 
then the power per device becomes mulfiplied by a-' and the speed-power product (a figure 
of merit equal to the product of the gate time delay and the gate power dissipation) by C?. 
Miniaturisation therefore improves not only the production costs Oess silicon per device), but 
also the power dissipation and the operating speed. 
The a' and cý factors are not always attainable in practice. 'Firstly, there are 
restrictions on the scaling of the supply voltage, 'which must be significantly higher than the 
thermal potential k-T/q. The supply voltage Vdd should ideally be +5V in order to maintain 
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compatibility with other ic technologies (e. g. TTL). HoldingVdd,, c--5V causes the speed-power 
product to decrease by a factor al instead of ct", increasing the power dissipation per unit 
area of silicon by a factor of I/ci (> 1) and thereby introducing a heat-removal limitation. 
2.4.2 Second Order Effects [8,34] 
Channel lengths below 51Am introduce problems at a more fundamental level. One 
such problem is channel length modulation which occurs during saturation when the pinched- 
off channel region AL (which increases with increasing Vd) becomes comparable to the 
drain-source length Ld,. This makes the effective channel length Ld, (,. ff) = Ld, -AL decrease with 
increasing Vd,, causingId(. t) tOincrease after pinch-off. Also, if Vdd=SV 
is maintained for 
small dimensions, the large electric fields cause a high degree of inversion-layer band- 
bending, resulting in the quantisation of carrier wave-functions into two-dimensional sub- 
bands [5]. Due toSi-Si02 surface roughness and/or surface charge, the carriers are less 
mobile in the sub-bands than they are in the bulk silicon [5] and their mobility decreases with 
increasing electric field [36]. These effects invalidate the simple first order MOSFET model 
upon which the above scaling theory is based. 
Further limitations are imposed by the 'punch through' mechanism [371: if Ld. (,, ft) 
becomes zero, the entire channel becomes pinched off, causing a rapid increase in Iý. 
Another dilemma is the second gate effect, whereby the field induced by Vd, can invert the 
channeleven when V. ereby inhibiting 
,, 
< VT. This effect increases with increasing T.., /Ld,, th 
the reduction of Ld,. The threshold voltages of short-channel structures are very difficult to 
control during fabrication, due to fringing fields and the relatively large source and drain 
depletion regions. Miniaturisation also introduces problems of reliability; the high electric 
fields rendering the gate oxide more prone to dielectric breakdown. High fields also produce 
'hot' inversion layer electrons which can be injected into the oxide conduction band, charging 
the oxide and causing instability in VT. Additional size restrictions are imposed by the 
wavelength of light in photolithographic fabrication. 
Finally, if the drain and source in a MOSFET are in very close proximity, a parasitic 
bipolar transistor can be induced, as shown in Fig. 2.7(a). In this simple model, I, represents 
the 'collector' current of the parasitic transistor while R1, R2 and R3 represent the bulk 
subs trate. Under large voltages, the impact ionisation in the drain region creates a substrate 
hole current L(M-1) (where M is the multiplication factor). Some of these holes flow laterally 
and reach the 'base' (via RD where they recombine with electrons and increase the 'collector' 
current. This clearly creates a condition for positive feedback. The subsequent collapse of 
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the drain-source voltage with increasing drain current is known as snapback (Fig. 2.7(b)). 
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Figure 2.7: (a) Circuit model of bipolar action in small dimension MOSFET, (b) 
Schematic representation of snapback characteristic. 
2.4.3 Second Order MOSFET Models [35-41] 
Numerous second-order analytical and semi-analytical techniques have been 
developed, many of which are concerned with the modelling of surface inversion-layer 
mobility under high electric fields. The field in the channel has two orthogonal components: 
a transverse component Fy, associated with V. and a longitudinal component F,, ., caused 
by 
V,,. The mobility can be modelled by the empirical equation 
V= 
110 
F, j 
+ Fb 
2(12) 
where go is the bulk Si mobility and F. and Fbare constants. An advantage of this model is 
that it permits an analytical solution of the gradual channel approximation Assuming for 
simplicity that Fy = (Vt -VT)/T.,, throughout the channel, Eqn. 2(12) can be combined with 
Eqns. 2(6-8), yielding the following expression for drain current in the linear region 
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Id 
Idf 
v 2(13) ds 
F, T.,, LdsFb 
where If is the equivalent value of Idpredicted by the first order model (Fig. 2.8). 
The decrease in mobility with increasing field makes the electron velocity v saturate 
at a constant value vd for high Vd,. The saturation voltageVd, (. t) is defined as the drain 
voltage at whichVdis attained at the drain end of the channel. ForVd. > Vd, the v=vdpoint 
moves a distance AL towards source, reducing the effective channel length to (L,,, -AL) and 
causing channel length modulation. Channel-length modulation in the saturation-region can 
be modelled numerically [39], or using Schichman's empirical technique [35] of multiplying 
Id(. Q by [I + fVd. ] (I is an adjustable fitting parameter). Several techniques have been 
employed to calculate the saturation current as a function of V., andVd, [eg. 39], most of 
them requiring lengthly numerical solutions. The most noticeable feature of the characteristics 
predicted by these models is the almost constant g. which, unlike that of the first-order 
model, is independent of V... 
More accurate models of short-channel structures employ numerical finite element 
techniques [34]. Several computer packages such as BAMBI and MINIMS are available for 
such simulations. 
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Figure 2.8: Transfer Characteristics of smaU dimension MOSFET biased in Linear 
Region, as predicted by first and second-order models. 
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2.5 MOS Technologies 
The previous section examined the benefits of miniaturisation in terms of price, power 
consumption and operating speed. The development of MOS technology has therefore 
involved a thrust towards smaller devices, producing the 'Moore's law' exponential increase 
in integrated circuit complexity with time [8]. 
During this push towards miniaturisation, numerous device structure and layout 
philosophies have been employed, each imposing its own advantages and limitations in size 
and performance. This section briefly describes some the major technologies and discusses 
their advantages and drawbacks. 
2.5.1 Planar Bulk-Silicon Technologies 
Most MOS devices are fabricated on the surfaces of bulk silicon 'wafers', coated in 
photoresist and exposed to optical radiation via a 'mask' in order to define the device 
geometries. This process is known as photolithography. The wafers themselves are slices of 
a cylindrical single-crystal ingot pulled from a silicon melt (the Czochralski method). A 
diamond tipped saw blade is then used to divide the ingot into wafers which are finely 
polished, producing an optically flat surface. 
A problem with bulk silicon in high density integrated circuits is caused by possible 
interference between neighbouring devices via parasitic inversion layers. This can be 
prevented by increasing the field-oxide thickness and surface doping or by surrounding the 
devices by bars of heavy doping called guard rings or channel stops. Although such 
strategies are undesirable (they consume valuable chip area which might otherwise be used 
for active circuitry), they are often unavoidable unless an insulating substrate is used. 
2.5.1.1 PMOS and NMOS 
The earliest form of MOS technology used in IC fabrication was PMOS, which 
utilised the p-channel MOSFET. PMOS circuits are readily fabricated without the aid of ion 
implantation and enjoy a high noise immunity (at the expense of a large supply voltage). 
However, their operating speed is limited by the low Si hole mobility. In the early 1970s, 
the market became dominated by the NMOS process. This technology, offering a reduced 
supply voltage and higher switching speed employs the n-channel MOSFET. Fabrication uses 
a self-aligned polysilicon gate structure and a number of ion implantation stages. The voltage 
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Fligure 2.9: Circuit for NMOS invertor gate and logic symbol. 
supply can be reduced to +5V, allowing compatibility with bipolar circuitry. 
NMOS and PMOS can be used to fabricate logic gates and dynamic random access 
memories (DRAMs). Fig. 2.9(i) shows a simple NMOS inverter (NOT) gate consisting of two 
n-channel transistors, one of which is E-Mode and the other D-Mode (the D-Mode device 
is permanently biased in the 'on' state). Zero input voltage (logic V) causes zero drain 
current to flow in the E-mode transistor, causing the voltage across the D-mode device to be 
zero and the output voltage to follow V& (logic T). A positive input voltage (T) switches 
the E-Mode transistor on, causing a voltage to appear across the D-Mode transistor, thereby 
reducing the output voltage to logic V. Fig. 2.9(ii) shows how the gate transfer function can 
be constructed from the superimposition of the two transistor characteristics. It is clear that 
negligible current is consumed when the output is T, but a sizable Idflows when the output 
is V. 
2.5.1.2 Complementary MOS (CMOS) 
A CMOS integrated circuit consists of adjacent p and n-channel E-mode MOSFETs. 
This is achieved by creating a lightly doped p-type 'tub' or 'well' in an otherwise n-type 
wafer by boron ion implantation and subsequent diffusion. Fig. 2.10(i) shows two such 
devices coupled to form a CMOS inverter gate (NAND and NOR gates can be produced by 
more elaborate series/parallel arrangements). Both devices are enhancement mode, i. e. VT 
is positive for the n-channel device and negative for the p-channel device. A zero input 
voltage (logic V) clearly switches the n-channel MOSFET off and the p-channel MOSFET 
25 
1234567 Vout 
(i) Circuit Diagram 
+v 
dd 
Input -Outp ut 
v 
ss 
(ii) Graphical Representation 
of Operation 
Vin 
6 
5 
-4 , Vin 
.3 
-2 
-1 
Vin " 
74ý 
6, 
5- 
4- 
3- 
2 
o 
0 
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on. The output therefore follows the positive supply voltage, giving a logic 1 1'. If a positive 
input voltage is applied the situation is reversed, giving an output '0'. Fig. 2.10(ii) shows the 
construction of the transfer function from a superimposition of the two transistor 
characteristics. The most important feature of this arrangement is that one transistor is always 
off and there is never a direct connection between the supply rails (which there is for NMOS 
when the gate output is V). The supply current and power dissipation are therefore very 
much smaller than PMOS, NMOS and bipolar logic. Another advantage of CMOS is a wide 
range of supply voltages can be used, ranging between 1.5 and 20V. CMOS also possesses 
a high noise immunity. 
Unfortunately, CMOS is inherently slower than bipolar logic due to the large gate- 
oxide capacitances, and its greater complexity means a larger chip area per gate. However, 
improvements in processing have recently made NMOS and CMOS comparable in complexity 
and CMOS is consequently the most widely used technology in modem integrated circuits. 
2.5.1.3 High Performance MOS (HMOS) [8934] 
High Performance MOS technology involves the straightforward miniaturisation of 
the above structures by means of carefully controlled processing (ie. better mask alignment, 
cleaner oxides etc. ) and multiple channel implant techniques to minimise punch-through and 
short-channel effects (Section 2.4.2). This has permitted the miniaturisation of standard 
planar structures down to the 21tm region with the expense of a larger financial investment 
in fabrication plant. A typical HMOS logic gate has a delay time of approximately Ins and 
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a speed-power product of IpJ. The major disadvantage is the requirement for a lower supply 
voltage, typically 2-4V, causing incompatibility with standard 5V TTL logic. 
The size of HMOS devices is limited by the photolithographic fabrication outlined by 
Sze [34]. As the feature size approaches the wavelength of visible light (380-780nm), 
diffraction fringes are produced by the mask, blurring the edges of the regions of exposed 
photoresist. This problem can be solved by using shorter wavelength radiation such as X-ray 
or an electron beam, permitting channel lengths in the 0.2jAm region. 
p-Channel n-Channel 
Source Drain Source 
Sapphire Substrate 
Drain 
F"igure 2.11: Schematic diagram of SOS CMOS structures. 
2.5.2 Insulating Substrate Technologies 
Various advantages can be gained by fabricating MOS devices as single-crystal silicon 
islands upon an insulating substrate [42]. Such circuits have extremely high temperature 
tolerance [43], are immune from latchup (see Chapter 3) and are less prone to radiation 
damage [42]. The Si islands are produced by the vacuum deposition of polysilicon which is 
later recrystallised using zone-melting recrystallisation (ZMR) [44]. The substrate must have 
a thermal expansion to match that of the silicon and two such materials are sapphire (AI203) 
and silicon dioxide. The corresponding technologies are called silicon-on-sapphire (SOS) and 
silicon-on-insulator (SOI). 
Fig. 2.11 shows typical p and n-channel SOS transistors in cross section. The islands 
are composed of p-type silicon, into which p+ and n+ source and drain regions are diffused. 
The gate oxide and gate electrode are fabricated on top of the intermediate p-type channel. 
Although the p-channel device is constructed as though it were D-mode, a lightly doped 
channel produces a negative VT due to the large value of O. -(Q,,,. +Q, J/C.. relative to 
2of-Qd/C... While the depletion layer extends throughout the Si island under zero gate bias 
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(deep depletion), V.. < VT induces a p-type inversion layer and a subsequent drain current. 
The other structure behaves as an ordinary E-mode, n-channel MOSFET, the channel 
inverting when V., ýý'VT* The devices can therefore be coupled to form a CMOS gate. 
Since the devices are not electrically connected, the necessity for isolating guard rings 
is removed, maldng SOS highly economical in chip area. The limited depth of the Si islands 
(about lpm) eliminates the large junction capacitance encountered with bulk silicon CMOS 
and the capacitance between the interconnection tracks and the bulk silicon is also eliminated. 
Junction leakage to the substrate is also eliminated, giving a lower power dissipation even 
than CMOS. The speed-power product is thereby limited to about 0.2pJ, which is the lowest 
value currently available. The relative simplicity of SOS fabrication gives it a potentially 
better yield than bulk-silicon CMOS. Additionally the insulating substrate provides protection 
against radiation damage, making it ideal for military and space applications. Unfortunately 
the sapphire substrate is ten times more expensive than bulk silicon substrate, but this is 
easily compensated by the improved performance. 
Silicon-on-Insulator (SOI) technology closely resembles SOS. SOI devices are also 
fabricated as islands of silicon, but the insulating substrate is a thick layer of SiOý, thermally 
grown upon a silicon wafer. 
2.5.3 Ultra-Small-Dimension MOS Technologies 
The aforementioned problems of ultra-small photolithographic fabrication can be 
solved by using smaller wavelength radiation (flne-line lithography), shorter channels can be 
achieved while maintaining the standard photolithographic techniques. The techniques 
described below allow the channel length to be defined by dopant diffusion or epitaxial 
growth while maintaining a high punch-through voltage. Although they have been superseded 
by advanced HMOS and SOS, these devices may possible play an important role in the 
integrated circuits of the future. 
2.5.3.1 Double Diffused MOS (DMOS) [8,34] 
Fig. 2.12 shows the cross section of a DMOS transistor. It resembles a planar E-Mode 
NMOS structure with a lightly doped p-type channel. A region of much denser p-doping is 
achieved by lateral diffusion via the source opening in the field oxide prior to the diffusion 
of the n'-source. Since the overall characteristics are determined by the more densely doped 
region, the effective channel length is dictated by the width of the p-type diffusion and the 
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benefits of a short-channel MOSFET are achieved. The more lightly doped region reduces 
the drain-source capacitance and prevents punch-through. The structure suffers however from 
the disadvantage of a poorly controlled threshold voltage VT. 
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Figure 2.12: Schematic cross section of DMOS structure. 
2.5.3.2 V-Groove MOS (VMOS) [8,34,45] 
Preferential etching allows a regular V-shaped groove or pyramidal crater to be cut 
into < 100 > silicon, the exposed surfaces being < 111 > planes upon which the gate 
structure is fabricated. Several variants of VMOS make use of this groove, one of which is 
illustrated in Fig. 2.13. The device is an n'-p-n+ sandwich, formed by epitaxial growth, the 
drain and source contacts being the n+ layers. If the p-type layer is penetrated by the groove, 
the channel length is dictated by its depth, which is defined by the epitaxial growth process. 
As with the DMOS transistor, VMOS can have a very low drain-source capacitance and a 
high punch-through voltage, with the added advantage of an easily controlled threshold 
voltage (± 15 % for VT=lV). The geometry permits a very large channel width, giving a 
high transconductance and allowing the device to sink large currents. The gate-delay for a 
typical NMOS structure is approximately Ins, with a speed-power product of approximately 
lpi. 
2.5.4 Charge Transfer Devices 
The most important member of the family of charge transfer devices is the charge 
coupled device or CCD. Fig. 2.14 shows the original CCD structure developed by Boyle and 
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Figure 2.14: Charge Coupled Device (CCD) Structure 
Smith in 1969 [34] (several variants have since been developed). It consists of a row of 
closely spaced MOS capacitors upon a p-type substrate. A positive voltage pulse applied to 
gate G, initially produces a deep-depletion layer in the underlying silicon, followed by the 
gradual development of an inversion layer of mobile electrons, induced by thermal 
generation. Since this latter effect is undesirable in CCD operation, the pulse width is kept 
well below the thermal relaxation time. 
In deep depletion, the silicon surface below gate G, becomes a Idnd of potential well 
into which a 'packet' of mobile electrons can be injected via a diode. Application of an 
appropriate pulse sequence to LI, L, and L3transfers the charge packet from device to device 
in a 'bucket brigade' fashion toward a detector at the opposite end. 
CCDs have many applications in imaging, signal processing and in certain memory 
structures. Although the CCD is not strictly speaking a MOSFET structure, it finds its place 
amongst the general family of MOS devices. 
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2.6 Summary 
The atomic and electronic structure of silicon dioxide has been discussed, together 
with the physics of the Si-SiO2and Gate-Si02interfaces. 
2. The operating theory of the MOS transistor has been presented. The standard 'first 
order' d. c. gradual-channel model of a MOSFET has been presented, together with 
simulated drain/source characteristics. The model is d. c. only. 
3. The theory of MOSFET miniaturisation has been described, together with its 
advantages and drawbacks. A second order model of a miniature MOSFET has been 
presented, and its predictions have been compared with those of the first order model. 
Again, the modql is limited to d. c. effects. 
4. The following MOS variant technologies have been described: 
a) Planar PMOS, NMOS, CMOS and HMOS. 
b) Insulating substrate SOS and SOL - 
c) Small dimension DMOS and VMOS. 
d) Charge coupled devices (CCD). 
The discussion has not included MOS-based nonvolatile memory devices such as 
FAMOS, FLOTOX and MNOS [34]. 
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Chapter 3 Awtta V5 
MOS Failure Mechanisms 
3.1 Introduction 
Electronic failure mechanisms can be classified into two basic types: time dependent 
and event dependent and each category may be subdivided into inninsic and extfinsic 
mechanisms. Time dependent failures are the result of continuous wearout during the 
component's working life, while event dependent failures are caused by specific external 
events. Intrinsic failures are associated with the inherent structure of the circuit or device 
while extrinsic failures are due to structural defects (e. g. crystallographic flaws, poorly 
grown or ion-contaminated oxides). Intrinsic and extrinsic failures are responsible for the 
wear out (or senile decay) and infant mortality features of the reliability 'bathtub' curve 
(Fig. 3.1). Extrinsic failure is most noticeable in immature technologies (such as the GaAs 
MESFM and the improvement of manufacturing technology and experience should 
eventually bring these failures to a minimum. 
This thesis is primarily concerned with the event dependent failures in MOS circuitry. 
The present chapter examines the sources of event related failure and discusses the physical 
mechanisms involved, many of which are relevant to both time and event dependent failure. 
Latent or 'walldng wounded' failure is then discussed and the chapter ends with an 
examination of reliability improvement techniques. 
3.2 Sources of Event Dependent Failure 
There are a number of electrical mechanisms which may induce event dependent 
failure, most of them associated with poor circuit design or careless handling. These 
mechanisms can be grouped under the broad category of Electromagnetic Interference (EMI) 
[1], although the various sub-categories are given different terms and definitions throughout 
the literature. The definitions employed in this thesis are given in this section. 
Manufacturers and consumers estimate that between 60 and 80% of field failures are 
due to electrically related stress, electrostatic discharge (ESD) being the main culprit [2]. 
Failure studies by NASA indicate that ESD is responsible for up to 70% of the electronic 
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Figure 3.1: Reliability 'bathtub' curve. Failure rate (% failure per unit time) is highest 
when the component is young (due to extrinsic defects) and very old (due to intrinsic 
wearout or 'senile decay'). Time scale is logarithmic. 
failures encountered throughout the U. S. space program [3]. However, this figure may not 
be accurate since the effects of ESD and other electrical failure mechanisms are not easily 
distinguished by failure analysis [4]. The major categories of electrical stress are described 
below: 
3.2.1 In-circuit Electrical Overstress (EOS) 
In any non-ideal environment, components can be exposed to spurious high 
current/voltage excursions, which are generally termed electrical overstress or EOS [2]. 
Types of EOS include noise bursts or electrical field transients (EFT) and high energy 
excursions (SURGE) [1]. Negligent exposures to conditions exceeding the manufacturers' 
recommended maxima are not included in the EOS category [2]. 
EOS may have a number of effects upon devices and circuits. High power pulses 
dissipated in small dimension structures can create localised. high temperature regions ('hot- 
spots'), causing silicon meltdown, electromigration or electro-thermomigration leading to 
short- or open-circuit failure [2]. Thermal junction meltdown has been found to be the major 
ESD failure mechanism in GaAs MESFET circuitry [5]. Additionally, high voltage transients 
appearing across MOS gate oxides may support dielectric breakdown [6]. These problems 
clearly become more serious as device dimensions diminish [8]. 
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3.2.2 Electrostatic Discharge (ESD) Pulse Stress 
In any worldng environment, a human operator can accumulate considerable 
electrostatic potentials which are generally negative with respect to ground [8]. These 
voltages are usually a result of triboelectrification, whereby abrasion between materials with 
different electron affinities causes an exchange of charge. The relative efficiency with which 
different materials transfer charge to each other is characierised by the triboelectik sefies 
[9,10,11]. Thus a person's shoes may acquire charge from contact with the floor, causing 
charge separation within the body. In this way, l2kV may be accumulated by walldng across 
a vynal floor and 35kV from crossing a synthetic carpet. Alternatively the movement of 
synthetic clothing can generate charge by the same mechanism [12], or charge can be 
transferred from another charged object [13] (e. g. a VDU screen). A standing person can 
accumulate anything up to about 40kV, above which corona discharges introduce a clamping 
effect [3,14]. The charge magnitude and duration vary inversely with relative humidity 
[14,15], causing the amount of static electricity to fluctuate on an annual basis [12]. 
The static voltage V is related to the accumulated charge Q by the equation V=QIC 
where C is the capacitance to ground. The latter quantity varies according to the person's 
position with respect to the ground plane and an operator may therefore magnify the static 
voltage by the act of sitting. If he or she then touches an i. c. terminal (either an input or an 
output [16]), an electrostatic discharge (ESD) pulse is injected into the circuit. A heavily 
charged person may not even need to touch the device, since current can pass by an air 
discharge. The resulting power transient can be several kilowatts [8], which can easily 
damage the circuit. Since static discharges below 3-4kV are undetected by human nerves 
[3,8,10], the operator is unlikely to be aware of the damage he or she causes. 
Until relatively recently, the popular belief that only MOS devices are susceptible to 
ESD was still widely accepted [10]. However, the recent reduction of component dimensions 
has increased ESD sensitivity throughout the whole range of devices, both passive and active 
[17,18]. This has increased the overall awareness of ESD as well as the availability of 
numerous antistatic gadgets for use by semiconductor manufacturers and consumers. Table 
3.1 shows the three categories into which ESD sensitivities have been classified. 
36 
Table 3.1: Categories of ESD Sensitivity [9,10,111 
e. g. Unprotected MOS, Small 
Category 1 (< lkV) Dimension Bipolar Schottky 
Logic, GaAs MESFETs [5]. 
e. g. Protected MOS, 
Category 2 (1-4kV) Standard Bipolar Schottky Logic, 
Linear Bipolar Integrated Circuits. 
Category 3 (4-15kV) e. g. Standard Bipolar Logic. 
Relay' RR 
lomcl til i I 1.5K(l 
I Device 
0 to ± 4kV Under 
D. C. Voltage Test 
Source 1 OOpF 
/-/7 /-77 
Figure 3.2: Human Body Model (HBM) Equivalent Circuit. 
8 Pulse Voltage = 20V 
Load = 1.5Kn 
012 
Time, (Microseconds) 
Figure 3.3: Typical Human Body Model (HBM) Pulse Waveform. 
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Unprotected MOS devices are highly vulnerable to gate oxide dielectric breakdown 
under ESD [6] and therefore appear near the bottom of Category 1 (CCDs are particularly 
sensitive [19]). The common failure mechanism in non-MOS devices is Joule heating by the 
dissipating static charge generating localised high temperature regions (hot spots). This can 
cause meltdown or evaporation in metallisation, thin-film resistors and active device junctions 
[2]. All of these are described as hard failures since they involve damage to the electronic 
hardware. So 
. 
ft failure, i. e. the injection of spurious information via an ESD pulse lies outside 
the scope of this thesis (although work on this is in progress). 
In the 1960s and 70s it was widely accepted that components mounted in a p. c. b. are 
safe from electrostatic damage, since the limited ESD charge is dissipated by the large 
assembly capacitance causing voltage attenuation. This myth was exposed in the 1980s 
[10,20] when it was shown that the voltage attenuation is not necessarily significant. It has 
even been suggested that components in an assembly are in greater danger, since many 
devices may be destroyed by an ESD pulse on a single connector pin [20]. 
ESD events are readily simulated by the Hwnan Body Model or HBM (MIL-STD- 
883C [21]), which consists of a 'body' (or skin) capacitance C1=100pF and a 'body' 
resistance R2=1.5KO (Fig. 3.2). Corresponding values for actual human beings can vary in 
the ranges 50-45OpF and 0.1-100kg depending on body size, posture and skin moisture 
[3,10,13]. The standard HBM model assumes direct contact between the device and the 
human skin (although another model includes the effects of a corona discharge [22]). C, is 
charged to the required stress voltage VO and the pulse is applied to the device under test 
(DUT) via the relay. The pulse charge and energy are given by CIVO and 1hC1VO' 
respectively, and the pulse time-constant is of the order of C, R2 = 150ns. Standard apparatus 
(notably the Hartley 'AutoZap' and the KeyTek 'ZapMaster') has been developed to simulate 
the HBM pulse. In order to conform to MIL-STD-883C, the output wave of such a simulator 
must have a risetime below lOns and ringing below 15% of the maximum current [21]. 
Fig. 3.3 shows a typical voltage profile of a +20V HBM pulse discharging to ground via a 
1.5KO resistive load. 
There are several alternatives to the HBM test. The so-called True-ESD [23] 
resembles the HBM with an additional short time constant to represent the individual 
discharge from the operator's hand. Additionally, since a component is rarely grounded as 
in the case of the HBM, an additional 20pF capacitance between the DUT and the ground 
plain has been proposed [13]. Other workers [22] have suggested that the 100pF 'skin' 
capacitor of the HBM should be supplemented by a much larger 'bulk body' capacitance, 
from, which the 100pF capacitor re-c4arges after an ESD event without the need for further 
triboelectrification. 
The Machine Model (MM), developed in Japan to provide a more stringent version 
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of the HBM, uses a body capacitance of 200pF and together with zero series resistance [1]. 
The MM pulse rise-time is governed by the circuit inductance which is usually about 150nH 
[24]. As its name suggests, the machine model provides a good representation of ESD from 
a charged 'machine' such as a VDU screen [25]. An alternative 'worst case' human body 
model was introduced by Fisher in 1989 [26], which included inductive effects in the human 
body. 
The Charged Device Model (CDM) [27] represents situations when a device, charged 
by induction [28] or by the triboelectric charging from packaging materials [29], is 
discharged into the ground plane. As human operators have gradually been replaced by 
robotic assemblers, the relative importance of the CDM has increased relative to the HBM 
[30,31]. A variation of the CDM called the Charged Board Model (CBM) [32] represents 
the effects of a charged printed circuit card. 
Yet another form of ESD is the Field Induced Model (FIM) [33] which occurs when 
charge is redistributed in a component due to the strong electric field which may be induced 
by a human body up to half a meter away [3]. For this reason, sensitive devices should not 
be brought within the vicinity of any charged object [34] and should ideally remain within 
a conductive 'Faraday cage' enclosure. Field induced damage may be caused by internal 
dielectric breakdown [8,9] by discharge to the ground [8,35]. 
3.2.3 Electromagnetic Pulse (EMP) Stress 
A spurious current or voltage pulse can also be induced in the circuit by a local 
electromagnetic disturbance [1]. This may include a nearby human-body electrostatic 
discharge [36], a lightening strike or a nuclear explosion [1]. The former is often called 
Indirect ESD. The latter, usually termed electromagnetic pulse (EMP), is clearly an 
important concern in the design of military hardware. 
3.3 Dielectric Breakdown 
3.3.1 Phenomenology of Dielectric Breakdown 
Electrical breakdown in the SiO2gate dielectric is the most well known MOS failure 
mechanism. The dielectric strength of silicon dioxide is usually between 7 and 14MWcm, 
depending on thickness [37,38], method of preparation [38], Si doping [38], electrode 
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material [39] and testing conditions. A higher dielectric strength is achieved by a number of 
techniques including the introduction of water or HCI [40] during oxidisation. Breakdown 
is accelerated by any mechanism which enhances the oxide field, for example a rough 
cathode/Si02 interfaces with many asperities and protuberances is more prone to breakdown 
than a smooth surface [41,42]. Breakdown is also affected by the post-oxidation annealing 
timeltemperature, having a similar functional dependence to theSi/Si02interface trap density 
described in Chapter 2 [43]. 
At breakdown a large localised current flows in the dielectric, evaporating a region 
of gate material and producing a visible crater [44]. The breakdown site can be located by 
electron microscopy [45,46] or electroluminescence under current injection [47]. If the gate 
electrode is thin then the heat dissipated by breakdown may evaporate the gate material in 
the vicinity of the crater, isolating the defect and self healing the oxide [45]. However, either 
the molten gate material or an air discharge may form a conduction path between the gate 
and the underlying silicon, sustaining the breakdown current and causing damage propagation 
across the gate area [45]. Alternatively the current path across the oxide may fuse under 
further stress, providing another mechanism for self healing [48]. 
Although the definitions of what constitutes a damaged oxide varies between 
publications, a typical example is a leakage current of 101AA at 5V bias [49]. However, the 
rapid resistivity change at breakdown (typically from 1000GO to IKU in less than Ijus) 
appears to render the exact definition somewhat unimportant. Some recent experiments on 
ultra-thin SiO2 (about 55A) show that nondestructive multiple breakdown events can occur 
prior to final breakdown as the oxide switches between these high and low conductance levels 
[50]. Later studies have uncovered the existence of multiple conduction levels in the oxide, 
between which the dielectric may switch prior to breakdown [51,52]. 
Breakdown mechanisms differ for SiOý and silicon nitride (Si3N4) films due to 
different conduction properties [53]. Although silicon oxide/nitride double dielectrics are 
widely used in MNOS technology, Si3N4 breakdown differs fundamentally from SiO. 
breakdown and is therefore excluded from this study. 
3.3.2 Types of Dielectric Breakdown 
The physics of dielectric breakdown has been under some dispute for most of this 
century. Early theories focused on direct field-induced distortion of the dielectric network, 
enhanced by random thermal motion. Large electric fields were believed to distort the 
structure beyond its elastic limit, leading to mechanical fracture. Other theories invoked 
Zener tunnelling of electrons between bands [54], rapidly increasing the conductivity at high 
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fields. These and other early theories are reviewed by Whitehead [55), although most of them 
have now been discredited and are of historic interest only. 
Some years ago a distinction between thennal and electronic breakdown was identified 
[55]. While electronic breakdown is associated directly with mobile electrons and takes place 
in about 10'seconds [56], thermal breakdown is much slower and is associated with Joule 
heating of the atomic structure (i. e. if heat is generated faster than it can be dissipated then 
the melting temperature is reached and the material dissociates) [55]. In 1974, Hamano [57] 
discovered three modes of dielectric breakdown in SiO2, two of which were electronic and 
the other thermal. The importance of thermal breakdown was found to wane as film thickness 
decreased, electronic breakdown dominating in oxides thinner than 100nm. It should be noted 
that the terms thennal and electronic refer to the mechanism triggering breakdown, rather 
than the resulting destruction. The latter is always thermal, fuelled by the discharge current 
in the punctured oxide, causing local temperatures exceeding 2000"C. This has been 
confirmed by correlating of the size of the damage crater to the available electrostatic energy 
[58]. Other modes of breakdown have also been explored. For example a dielectric 
containing a large density of 'voids' is prone to discharge breakdown [56], i. e. air 
breakdown within a cavity. Additionally a dielectric exposed to a field for a long period of 
time can gradually change from an insulating to a conducting state, ultimately reaching a 
condition in which electronic or thermal breakdown can occur [56]. 
3.3.3 Field-Dependent or Avalanche Breakdown 
The electron-avalanche model has long been accepted for gaseous breakdown 
(occurring at about 30MV/cm at s. t. p. ). Impact ionisation of atoms by field-accelerated 
electrons release further free electrons, which themselves gain enough energy from the field 
to cause impact ionisation. The inverse proportionality between the breakdown field Fbdand 
mean free path length X (Paschen's law [59]) implies that an electron needs to gain a specific 
energy R. between collisions in order to cause ionisation and subsequent breakdown [60]. 
If F<Fbd then most electrons undergo inelastic collisions and are unable to attain Ej,,. over 
any number of path lengths. The energy lost in these collisions is absorbed by electronic 
$excitation', causing the gas to glow. 
In 1937, von Hippel. [601 extended this model to solids, predicting Fbd=115MV/cm 
for an ideal gas compressed to solid-state density (10'moleculps/cO) at room temperature. 
This value was significantly larger than the experimentally observed 1-10MV/cm. He 
therefore proposed that the shielding effect of neighbouring atoms reduced Ej. to below the 
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Figure 3A Energy transfer rated for electron-LO phonon interaction, showing high and 
low energy breakdown criteria. 
excitation energy, thereby removing the excitation 'barrier'. Electron acceleration in a solid 
is therefore governed not by electronic excitation but by interactions with lattice vibrations 
or phonons. 
There are two phonon categories, optical and acoustic, both of which can appear in 
longitudinal and transverse modes. Fr6hlich [61] reasoned that the longitudinal optic (LO) 
phonon is dominant in ionic crystals, in which the rates of electron energy gain (field-to- 
electron) and energy loss (electron-to-phonon',, energy transfer)vary as shown in Fig. 3.4. 
Above a critical energy E% related inversely'to the field F, an electron accelerates 
discontinuously. Fr6hlich proposed the 'high energy criterion' [61], specifying that a self- 
sustaining avalanche requires E*<Ek,., such that electrons below Ej. might be accelerated 
to cause impact ionisation. Other theoreticians proposed the 'low energy criterion' [62,63], 
stating that E* must lie below the maximum of the energy loss curve, allowing universal 
acceleration for the entire electron gas. 
The above models, predicting increasing breakdown field with increasing temperature, 
describe low temperature breakdown. They are applicable only up to a certain critical 
temperature T,, above which the conduction electron concentration is much greater due to 
thermal trap ionisation and the electron-electron interaction dominates the electron-phonon 
interaction [64,65]. This is sometimes termed high temperature breakdown and is 
characterised by a decreasing breakdown field with increasing temperature. T. decreases with 
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Figure 3.5: Fowler-Nordheirn Tunnelling Mechanism (the existence of AO, the classical 
image-force potential barrier lowering is under dispute). 
increasing atomic disorder such that while a crystal may exhibit low temperature behaviour 
above 100"C, an amorphous material may undergo high temperature breakdown at room 
temperature. Seitz [54] calculated that 40 generations of impact ionisation are necessary to 
overcome the binding energy of the dielectric lattice (approx. 230 kcal. /mol. ) and cause 
permanent structural damage. These models are largely field dependent, with little or no time 
dependence (breakdown usually occurs within 10-8 seconds [56]). Such behaviour is 
sometimes described as intfinsic, although this term is given a slightly different meaning in 
the present text (see Section 3.3.6 below). 
There has been some disagreement about the application of these models to Si(ý. 
Firstly, since SiO2 is only partly ionic, the acoustic phonon is believed to dominate transport 
at high fields [66,67]. Ridley [68] performed some simple calculations using both optical and 
acoustic phonon modes, showing a large discrepancy for wide bandgap insulators, e. g. 
61MWcm for SiO2 compared to the experimental - 9MV/cm. However, Ridley's model was 
rather simplistic and the more elaborate analysis of Ferry [69] predicted an SiO2 breakdown 
field between 7 and 8MWcm. 
These avalanche-breakdown models have been improved by the inclusion of three 
other mechanisms: Firstly, electrons are injected into the dielectric by Fowler-Nordheim (F- 
N) tunnelling [70]. This is illustrated in Fig. 3.5, which shows how the thinning of the 
Cathode/Si02 potential barrier under high electric fields allows quantum-mechanical 
tunnelling of electrons into the oxide conduction band. The tunnelling current depends on the 
barrier transmission coefficient (which is a function of the electric field) and the electron 
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supply-rate to the SiO2 surface (which depends upon the cathode electron concentration [71). 
Secondly, the relatively immobile holes generated by impact ionisation distort the internal 
dielectric field, affecting the ionisation and electron injection rates [71-73]. Thirdly, the hole- 
electron generation rate is offset by the rate of hole-electron recombination [73]. All these 
mechanisms have been combined in a unified model [68,73-76] which correlated well with 
experimental data on Si02 breakdown [77]. 
'Heat Input 
Increasing Voltage 
\, 0 
Breakdown 
Threshold 
Temperature above Ambient 
Figure 3.6: Illustration of Joule Heating Breakdown Model (after Klein & Gafni [44]). 
3.3.4 Thermal Dielectric Breakdown 
The most important features of the avalanche breakdown model are its field 
dependence and time independence. Experiments have shown that dielectric breakdown is not 
exclusively field dependent and has a measurable time or 'history' dependence. For example, 
Klein and Gafni [45] found that oxide breakdown could occur under a decreasing field, an 
observation clearly inconsistent with any field-dependent model. 
Several workers have interpreted this as evidence of thermal breakdown: Filamentary 
current injection causes Joule heating and increased local temperature. This causes increased 
local conductivity which accelerates the heating [45,78]. Above a critical field, heat is 
generated faster than it can disperse and the dielectric reaches its melting temperature T., ft 
and dissociates [79]. This process, illustrated in Fig. 3.6, has been applied successfully to 
polymeric insulators [80]. Tatsuuma [81] suggested that in an MOS structure, electrons in 
the oxide conduction band lose energy as they are emitted at the anode, causing a buildup 
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of heat and subsequent oxide meltdown. 
Recently the idea that all dielectric breakdown is thermal was questioned by Wolters 
et al. [581, who calculated that under certain conditions, the energy dissipated in the 
dielectric is unable to cause meltdown even if it were confined to a single atom. However, 
Hamano [57] claims to have identified both electronic and thermalSi02 failure modes and 
it is possible that what Wolters observed was one of the electronic modes. Alternatively a 
temperature increase, insufficient to cause damage, may reduce the dielectric strength (as in 
the case of the 'high temperature breakdown' above), triggering electronic breakdown. 
3.3.5 Causal or Time Dependent Dielectric Breakdown (TDDB) 
One of the main features of the thermal breakdown model is its 'elasticity', i. e. when 
an oxide fails to break down, it cools back to its virgin condition when stress is removed. 
However, in many cases breakdown has been shown to be caused by a cumulative and 
irreversible 'wearout' to which all previous stress (however long ago) has contributed. For 
example, many early workers observed a continuous electrochemical deterioration in 
chloronaphthalene capacitors, leading to dielectric breakdown [82]. Several mechanisms were 
suggested for SiO2wearout, many of which were associated with mobile ion drift [83]. 
The present consensus maintains that Si02wearout is driven by Fowler-Nordheini 
tunnelling injection of electrons from the cathode into the dielectric. Such wearout tends to 
be characterised either by the time-to-breakdown tbd or the charge Qbd injected prior to 
breakdown (although some authors dispute the significance of the latter [84]). Fig. 3.7 
illustrates the causal nature of wearout. It shows the Fowler-Nordheim current J plotted 
against the injected charge Q for two oxides, one stressed at a continuous 12MV/cm, the 
other stressed first at 12MV/cm and then at 1 1MWcm after an indefinite interruption. 
Clearly only a small additional charge is required to push the oxide into breakdown at 
1 IMV/cm after the injection it has already sustained. This is called causal wearout or time- 
dependent dielectric breakdown (TDDB). The current decay shown in Fig. 3.7 may indicate 
electron trapping, making the oxide more negative and reducing the cathode field supporting 
tunnelling. Occasionally a current increase has been observed [85,86], possibly caused by 
mobile positive ions drifting toward the cathode and increasing the cathode field [86]. Causal 
wearout can be modelled by the equation 
tw 
dt 
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Figure 3.7: Illustration of Causal Dielectric Wearout (after Wolters et, al. [57]). 
where r(F) is the time-to-breakdown-function, i. e. the value of tbdunder a constant field F. 
The empirical (or semi-empirical) forms used for 7-(F) are usually proportional to eF 
[87,88], eP" [89,901, or V7 [86,83], ot, fl and -y(= 1/4) being constants. Breakdown is also 
polarity dependent (tbdbeing generally 2 to 3 times shorter under negative gate bias than 
under positive bias [90,91,92]) and thickness dependent (-r(F) for a given field decreasing 
with increasing thickness). 
The temperature dependence of TDDB has been found to follow the Arrhenius 
equation: I- 
E. 
t 6d oc e 
kT 3(2) 
where the activation energy F, varies with experimental conditions. McPherson and Baglee 
[93] developed a reaction rate model of TDDB, predicting a field-dependent activation 
energy. This theory was later extended [94] to produce an accurate unified model of the 
field/time/temperature dependence of TDDB. It was discovered [94] that E, is a function of 
both field and oxide quality, explaining the wide variety of values reported throughout the 
literature. Tatsuuma et al. [81] found that the activation energy has different values above 
and below 125*C, suggesting that two different mechanisms are involved. 
One of the most interesting properties of TDDB was discovered by Wolters and van 
der Schoot in 1985 [58]. A close analogy was found to exist between dielectric breakdown 
and mechanical fracture in solids. Table 3.2 shows the corresponding properties of 
mechanical and dielectric systems. For example, as charge enters the SiOý by Fowler- 
Nordheini tunnelling, the oxide becomes negatively charged and resists further injection. This 
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corresponds to the strain hardening of metals, whereby a permanently deformed o *ect resists 
further strain. Also, the strain required for fracture remains constant under slow elongation 
(small injection current J). This is known as 'ductile fracture'. Under fast elongation Oarge 
J), the fracture strain (Qd) falls dramatically -a condition known as 'brittle' fracture. This 
is shown by the data reproduced in Fig. 3.8. The critical current between 'ductile' and 
'brittle' failure is usually denoted J, 
Several TDDB models have been developed in conjunction with observed parametric 
drift in stressed dielectrics. The major theories are discussed in the following sections. 
Table 3.2: Analogy between Mechanical and Dielectric Systems 
(after Wolters et al. [58]) 
Mechanical System Dielectric System 
Stress (Force) Electric Field 
Strain (Elongation) Charge Displacement 
Elastic Deformation Dielectric Polarisation 
Plastic Deformation Fowler-Nordheim Tunnelling 
Strain Hardening Electron Trapping 
Mechanical Fracture Dielectric Breakdown 
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Figure 3.8: Logarithmic Qbdvs. 'J curve showing 'brittle' and 'ductile' failure modes. 
3.3.5.1 Dielectric 'Erosion' Models 
The non-reversible nature of oxide wearout suggests a physical 'erosion' of the SiO2 
network over a period of time. However, Jonscher [95] argued that few electrons are capable 
of gaining sufficient energy from the field to damage an intact Si% structure, a statement 
subsequently confirmed by calculation [58]. Damage therefore propagates by the extension 
of pre-existing defects, forming defect clusters or trees which eventually span the dielectric, 
supporting breakdown. This scheme, sometimes known as treeing, has been developed by 
several authors, some of whom have used fractals to model propagation [96-98]. However, 
such models have limited application in ultra-thin dielectrics where self-similarity disappears. 
Tree growth can also be observed in thick dielectrics in terms of accompanying light 
emission [99]. Wolters et al. [58] suggested that the rapid releases of energy which occur as 
electrons are emitted at the anode can cause the generation of traps. Electrons entering these 
traps also release energy, generating further traps and providing a mechanism for tree growth 
from the anode to the cathode. Budenstein [1001 suggested that the tree structure evaporates 
at breakdown, forming a plasma-channel across the dielectric which then supports the 
breakdown current. Several quantitative models have been developed which correlate the rate 
of trap generation in the tree to the rate of electron injection at the cathode [101,102]. 
Breakdown is deemed to have occurred when the trap density reaches a critical level. 
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3.3.5.2 Trapped Charge Related Models 
Most of the current models of oxide breakdown are based upon the trapping of charge 
within the dielectric. Harari [103] observed the generation of a high density of electron traps 
in SiO2 under a large tunnelling current. It was proposed that the trapped electron charge 
enhances the internal oxide field to a critical value at which breakdown occurs. This critical 
field may be the threshold for avalanche breakdown [104] or the field at which the Si-O 
bonds dissociate [103]. However, the existence of oxide fields sufficient to break the Si-O 
bonds has been questioned by other workers [105]. 
An alternative scheme was suggested by Holland, Chen and Hu in 1984 [106] which 
has -received considerable attention since. It was suggested that holes, released by band-to- 
band impact ionisation (BBII) in the oxide, drift toward the cathode where some of them are 
trapped. The resulting enhancement of the cathode field and tunnelling current lead, 
eventually, to unstable conduction and breakdown. Hole trapping is believed to occurs in 
small 'weak' areas of oxide, where the interface trap density is unusually high. The different 
trapping properties of the gate-oxide and Si-oxide interfaces introduce a polarity dependence 
of the time-to-breakdown [107]. A mathematical version of this model [89], yielded -the 
following form for the hole-charge density 
tbd T. 
Qp =f -ii Jf cc (F) dx dt 
0 Tt 
3(3) 
where q is the hole-trapping efficiency (i. e. the probability that a generated hole is trapped 
at the cathode) and a(F) is the field-dependent impact-ionisation coefficient. According to the 
Fowler-Nordheim equation, the tunnelling current J is approximately proportional to 
exp(-#/F), while a(F) is given by 
-H 
a(F) = ao e' 
3(4) 
where cto and H are constants. Solving these equations for a constant field F yields the 
following form for the time-to-breakdown function: 
1 
tbd "2 T(F) = To eF 
3(5) 
where ro and -y are constants. The hole trapping efficiency is a very strong function of the 
processing parameters, increasing with oxidation and annealing temperature with a subsequent 
effect on tbd. 
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However, theory predicts that band-to-band impact ionisation in SiOý requires a 
minimum of 12V across the dielectric [72,105] while TDDB was observed below IOV in 
ultra thin oxides [105]. One explanation is that ionisation interactions take place between the 
tail states of the vitreous SiO2 rather than the mobile bands themselves [108], reducing the 
effective threshold energy for ionisation. Alternatively, holes might be generated by 
processes other than BBII. For example, as electrons leave the SiO2 at the anode they may 
lose their 3eV excess energy in the creation of hot holes [109], which may tunnel into the 
oxide [ 110,111]. Theoretical studies have suggested that the energy transfer between the hot 
electrons and the electron-hole pairs take place via the emission and decay of surface 
plasmons [66]. However, the fact that the anode/oxide barrier height does not affect 
breakdown rather contradicts this theory [108]. 
The question as to whether electron or hole trapping initiates breakdown remains 
largely unanswered. The results of Dutoit et al. [ 112] and Haddad et al. [ 113] suggest that 
breakdown is associated with negative charge and Kusaka [114] successfully used a 
quantitative electron trap generation model to simulateSi02 Wearout. Tzou et al. [115] 
observed that the trapped hole charge and t+d both decrease with increasing temperature, 
while Nissan7Cohen et al. [ 116] showed that the presence of hydrogen affects tbdbut not the 
hole charge density. Since Eqn. 3(3) implies an increase in %dwith decreasing hole charge, 
these observation tend to contradict the hole trapping model. 
On the other hand, a hole current emanating from the oxide cathode has been 
positively identified [111,117], suggesting that holes are definitely generated in the SiO2. 
(Me current has the wrong field dependence to have been generated at the cathode surface 
by Fowler-Nordheirn tunnelling of valence-band electrons). The integral of this hole current 
between 0 and tbdis approximately constant irrespective of bias conditions [111]. If the hole 
trapping efficiencyq is constant then the trapped hole density to breakdown is constant also, 
supporting Eqn. 3(3). Furthermore, oxide breakdown has been observed with negligible 
electron trapping [108], suggesting that its occurrence is unconnected with breakdown. 
In view of these contradicting claims, it seems unlikely that a universal breakdown 
mechanism exists and that the actual wearout process depends on oxide properties and test 
conditions. However, the trapped hole theory has been found to give excellent quantitative 
agreement with experimental data, and is often used empirically for reliability modelling 
[90,118]. 
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3.3.5.3 Other Models 
Other wearout models invoke mobile ion migration [ 119]. According to Ridley [68], 
the enhanced Fowler-Nordheim current at aSi-Si02 interface asperity causes filamentary 
Joule heating and subsequent activation of Na', HI and H30+ ions. These ions drift in the 
field, enhancing the cathode field and injection current, causing acceleration towards 
breakdown. Further evidence of such a mechanism was provided in 1973 by Raider [86], 
who observed time evolution of the Fowler-Nordheini tunnelling current consistent with a 
mobile charge sheet drifting toward the cathode. 
Attempts have also been made to correlate oxide breakdown with the generation of 
interface states during stress [120], although the results have tended to be rather confused 
[121]. Tzou [115] discovered (using an empirical relationship between trap density and 
transconductance) that the interface-trap generation time is directly proportional totbd. 
in 1983, Ricco et al. [105] suggested a novel breakdown mechanism for MOS oxides. 
They proposed that defect sites in the SiO2can resonate with mobile electron states in the 
cathode, causing a unity transmission coefficient in the tunnelling barrier. The current in the 
resulting short-circuit path causes thermal dissociation. The probability of such resonant 
tunnelling is a function of the interface field which in turn depends upon the trapped charge 
density. Self consistent solution of trapping, field evolution and resonant tunnelling yields a 
model of TDDB. The presence of multiple nondestructive breakdown events prior to 
catastrophic breakdown [5 1] suggests that resonant tunnelling truly exists in MOS structures. 
Both this and the hole-trapping model [106] predict a breakdown dependence upon the 
cathode/oxide interface quality. Such a dependence has been observed by Olivo et al. [84] 
using oxides whose surfaces were artificially damaged by implantation. 
It is clear from the foregoing discussion that no unified model of dielectric breakdown 
has yet emerged, and the field is still open for new investigations. 
3.3.6 Intrinsic and Extrinsic (Defect-Related) Dielectric Breakdown 
The existence of intrinsic and extrinsic dielectric breakdown has been identified by 
numerous workers. Klein for instance found localised breakdown at voltages below the 
maximum voltage at which the entire oxide was destroyed [45]. These low-field 'extrinsic' 
breakdowns are most common for very thin dielectrics [38] and might therefore be due to 
surface non-uniformities causing variations in the effective thickness of the sample. Since 
breakdown is local, the defect sites could undergo self healing, eventually allowing the 
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Figure 3.9: Extremal. probability graphs for MOS oxides with two different areas (after 
Wolters et al [57]). 
voltage to reach the threshold for intrinsic breakdown. Osburn [122] showed how self healing 
can undermine attempts to measure the extrinsic defect distribution: Extrinsic breakdown 
sites, activated above a certain threshold field, may self heal, thereby going undetected and 
registering as intrinsic. Thus the extrinsic breakdowns can appear to be concentrated into a 
fight distribution, when in reality they are spread continuously across a field range [e. g. 58]. 
Ibis problem is overcome by using an edge-triggered device to detect breakdown events as 
they occur [122]. 
Wolters and van der Schoot [581 showed that if defects are randomly distributed 
across the oxide area, then the probability of failure P(F) under a field F is given by 
P(F exp[-A. D(F)] 3(6) 
where A is the oxide area and D is the density of defects activated by a field less than or 
equal to F. Plotted on an extremal probability format Oogjog, (l-P(F))-l vs. F), the data 
appears as two straight lines indicating intrinsic and extrinsic breakdown. The position of the 
extrinsic line varies linearly with area (Fig. 3.9) in accordance with Eqn. 3(6). 
Whilst the intrinsic distribution might be expected to be concentrated at a single field, 
in reality it has a finite width (Fig. 3.9). Since the distribution is between two and five times 
too wide to be explained by macroscopic thickness variations [122], it has been suggested 
that the so-called 'intrinsic' breakdown is in fact due to closely distributed defects [66]. 
The extrinsic defects may be regions of thin oxide or oxide pinholes (diameter . 1- 
lptm) into which gate material migrates, causing localised high-current regions. Alternatively 
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they may be the result of ionic contamination causing localised barrier lowering [123,124] 
or oxide decomposition (Si+SiOy-*2SiOt) [125]. Falster [126] identified two different 
extrinsic breakdown modes, suggesting that the defects may be of more than one type. 
Extrinsic defect density has also been correlated with particulate contamination during 
oxidation [127]. The defects are usually studied by measuring the breakdown distributions 
obtained from a large number of oxides. Alternatively the non-destructive detection of defects 
has been achieved using tunnelling current microscopy (TCM) [128]. 
Whatever the exact physical nature of these defects may be, they can be modelled as 
localised regions of thin oxide. This 'Effective Thickness Theory' was developed by Lee et 
al. [129,130] in conjunction with the causal model of oxide breakdown. In 1989 Coleman 
"tended Lee's model, showing that it is independent of the form given to the 7(F) function 
[1311. 
Translating Eqn. 3(6) to the effective thickness model, the probability of an oxide 
containing a defect of effective thickness equal to or less than Tff is [90] 
P(5T, ý =I- exp[-A-D(T, ý] 3(7) 
If the defects are not perfectly random, then Eqn. 3(7) can be written [129] 
P(: ýT, ý =I- [I + ADS]-'Is 3(8) 
where S is a parameter which characterises the degree of defect clustering (S=O for a 
perfectly random distribution). 
This effective thickness theory of extrinsic defects has been used to develop CORS 
(Circuit Oxide Reliability Simulator), a prelpost-processor for the Berkley SPICE electronic 
circuit simulator, allowing oxide reliability to be modelled for any given circuit structure 
1901. 
3.3.7 Fast Transient and ESD Dielectric Breakdown 
Some workers have chosen to apply Eqn. 3(l) to very short duration (< Ilts) transient 
stress [132] in order to predict breakdown under any arbitrary pulse waveform. F(t). 
However, insufficient data is available to determine whether or not the causal model is 
applicable under these conditions. Other workers have investigated the effect of bipolar a. c. 
pulses (positive polarity followed by negative polarity) upon ultrathin SiO2films, simulafing 
the conditions under which OPROM tunnelling oxides are operated. The resulting Qbd is 
much higher than under d. c. stress, suggesting that opposing stress polarities have opposing 
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Figure 3.10: Amerasekera & Campbell's Models of Polarity Dependent ESD Breakdown 
in p-Substrate MOS Structures. 
effects on the oxide. 
Oxide breakdown under HBM pulse stress has been extensively studied by 
Amerasekera and Campbell [7,49], who showed that the positive polarity breakdown voltage 
threshold in a p-type MOS capacitor is considerably larger than the negative threshold. Two 
alternative models were proposed to explain this behaviour, both of which are illustrated in 
Fig. 3.10. According to the earlier model [7] (Fig. 3.10(i)), breakdown requires the 
simultaneous existence of an oxide field Fbd and a cathode inversion layer of injectable 
electrons. An ESD pulse profile with rise-time ti., - 5OOns and fall-time I ms is also 
assumed. The electron-rich polysilicon gate serves as cathode under negative stress, and 
breakdown is therefore governed by the peak oxide field only. Under a positive pulse 
however, inversion layer growth is governed by the minority carrier response time %1. 
54 
(H) Theory 2. 
Negative Stress Positive Stress 
(- ms) and a supply of injectable electrons may not exist until well into the 4. U. At this point 
the field has fallen to well below its peak value and the magnitude of the breakdown voltage 
magnitude therefore exceeds its negative counterpart. 
The second model [49] (Fig. 3.10(ii)), examines the behaviour of the oxide prior to 
inversion, when the Si in a state of deep depletion (i. e. the positive charge on the gate is 
entirely compensated by a negative depletion layer in the bulk silicon). The model assumes 
that ESD breakdown requires inversion within the 5OOns pulse risetime and such a rapid 
inversion rate can only be supported by a depletion layer avalanche. When an avalanche is 
induced, the oxide is bombarded with high energy electrons and immediately breaks down. 
Close examination reveals that neither of these models is applicable to unprotected 
MOSFET structures, in which the oxide itself provides the only discharge path for the pulse 
charge. The pulse fall-time is therefore governed by the oxide tunnelling current, which 
depends in turn upon the cathode surface inversion, producing an inherent contradiction. ESD 
polarity dependence is therefore an open subject for research. 
ESD breakdown thresholds were also shown to be considerably higher than the 
corresponding slow-ramp thresholds [133] (although this was partly explained by the 
capacitive loading of the oxide upon the ESD source [49]). This, together with the 
temperature independence of ESD [134] suggested that ESD breakdown is due to a different 
mechanism from continuous voltage wearout. In view of the short ESD time duration, 
electron avalanche breakdown was proposed as the most likely mechanism [7]. It was later 
shown that the electrostatic energy 1/2C, Vbdl required to support negative polarity breakdown 
is approximately constant, suggesting a thermal breakdown mechanism [49]. Other workers 
have identified the snap-back mode (see Chapter 2) as an ESD hazard in output MOSFETs. 
A high voltage drain pulse can easily trigger a device into the snapback mode [135], leading 
to hot hole injection into the oxide and subsequent gate-drain dielectric breakdown [136]. 
3.4 Hot Carrier Injection 
The previous section described degradation due to Fowler-Nordheim tunnelling of 
electrons into SiO2under high electric fields. However, electrons can also enter the oxide 
under much lower fields by gaining sufficient energy to surmount the Si-Si% potential 
barrier. These hot electrons can be thermally or optically excited, or induced by field 
stimulation. Field stimulation involves field-induced excitation of the mobile carrier gas to 
a mean energy greater than that under equilibrium conditions. This is the major cause of hot 
electron instability in MOS devices. 
Once in the oxide, electrons with energies above 3.7eV can generate interface traps 
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[137]. These traps are believed to be hydrogen related, and are formed by the breaking of 
Si-H bonds [138]. The subsequent space-charge evolution causes the device parameters to 
drift with time, and the increased interface state density enhances 1/f noise in the circuit 
[139]. Although hot carrier injection cannot itself support dielectric breakdown [140], it has 
been shown to reduce an oxide's resistance to future high-field stress [140-142]. 
3.4.1 Field Stimulation of Hot Carriers 
Mobile electrons have two components of motion: a random 'thermal' motion and a 
motion due to macroscopic drift or diffusion. The latter is characterised by a 'drift velocity' 
Vd=-IA, F (or a 'diffusion velocity' =D,. dnldx). The carrier gas can be assigned a temperature 
T. such that the mean electron Idnetic energy due to the random thermal motion is equal to 
1.51elý. Hence 
3kT, 
=<1 mo (v - vd)ý > 3(9) 22 
where v is total carrier velocity [137] (< > denotes mean value). Thus if the electrons form 
a Maxwellian energy distribution, a few 'hot' carriers exist at energies well above I. Wý. 
An electric field accelerates the carriers, increasing their mean kinetic energy. 
Subsequent interaction with lattice vibration modes scatters the carriers, causing them to lose 
energy (electron-phonon interaction). An equilibrium condition exists at which the average 
energy gain and loss are equal and the mean energy for a given field remains constant. The 
equilibrium energy, the electron tem erature T. and hence the proportion of 'hot' carriers p 
increase with increasing field. 
The hot carrier distribution clearly depends upon the scattering mechanisms in the 
semiconductor. Let p(r). dr represent the probability that a given carrier travels a distance 
between r and r+dr prior to scattering. Assuming the existence of a single electron-phonon 
interaction mechanism with a single mean free path length X, the interaction probability is 
proportional to the distance travelled giving 
p(r) exp 3(10) 
and the probability of a mean free path greater than d is given by 
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P(r>d) f p(r) dr = exp 3(11) 
d 
If several mechanisms exist with mean free paths X,, X2 ... etc. then the overall mean free path 
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Figure 3.11: Schottky barrier-lowering effect. 
3.4.2 Modelling Hot Carrier Injection 
In order to enter the oxide, a hot electron must surmount the Si-SiOý potential barrier. 
Once in the insulator, the electron induces a positive 'mirror image' charge +q in the 
conductive cathode, the proximity of which lowers the electron's potential energy. This 
reduces the Si-SiO2 barrier height by AO = (q7F/41re0ej4 =OV4 (where 0 =2.6.10-e. Vlýcmlý) 
at a distance x0=(qý/16-re0c.,, F)' from the interface (see Fig. 3.11). This is called the Schottky 
image-force effect. In principle, an electron with an x-component of momentum (normal to 
the interface) equal to or greater than pc=(2mc*[0-A0])' reaches x0 and is thereafter drawn 
into the oxide by the field. 
The energy distribution of field-excited carriers is known to be Maxwellian and the 
injection current density J is therefore given by standard thermionic emission theory: 
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where R* is the effective Richardson constant. - At low electric fields, J is slightly smaller than 
the value predicted by Eqn. 3(12), due to inelastic interactions between 0 and xO [143]. This 
can be corrected by including a factor exp(-xo/X,, j [i. e. the probability that a carrier with 
a mean free path in the oxide of k., will travel a distance xO before an interaction]. 
Alternatively the Lucky Electron Model may be used. This is closely analogous to 
Shockley's impact ionisation model [143], ignoring the concept of an overall temperature T, 
and concentrating exclusively on those electrons who gain the critical energy [O-Afl. The 
central assumption is that the electrons which attain [, O-AO] do so in a single flight, evading 
all interactions along the way. Since the flight path required to attain [O-Afl may be several 
times the mean free path length, these carriers are termed lucky electrons. In order to enter 
the oxide, these electrons must, be accelerated over a distance d normal to the Si-Si02 
interface such that I dF(x). dx=[O-A4)1/q. The probability of a carrier travelling a distance 
d without undergoing any interactions is given by Eqn. 3(1 1). Although the simplicity of this 
model renders it attractive, the assumption that only lucky electrons are injected may be 
unsound. However, a fairly close agreement with experiment can be obtained by including 
a pre-exponential factor PO in Eqn. 3 (11). Thus the probability P of an electron entering the 
oxide can be written [143] 
p= po exp 3(13) 
The lucky electron model implies a Maxwellian distribution of electron energies. Although 
such a distribution is not universally consistent with the results of Monte Carlo simulations, 
it can be shown to be accurate in the high energy tail of the distribution and therefore 
suitable for hot electrons [144]. The only adjustable parameters in the model are PO and X 
which are independent of silicon doping and the applied voltages. 
Although models have been developed which include the injection of carriers which 
attain the energy [0-AO] over several interactions, these require lengthly numerical 
computation. Within a restricted range of experi mental conditions, Eqn. 3(13) agrees with the 
numerical models to within one order of magnitude and in the light of the other inaccuracies 
this approximation is more than adequate. The model is only applicable to one-dimensional 
structures, i. e. those in which the electric field is normal to the Si-SiO2 interface. When the 
field is parallel to the interface, injection must be modelled by the thermionic emission 
equation. 
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3.4.3 Avalanche Breakdown and Injection in MOS Capacitors 
The hot electron injection rate depends on the electric field and the semiconductor 
carrier density. Although field and carrier density are usually related inversely, a high field 
and a high carrier density can co-exist in the presence of avalanche conduction. Hot carrier 
injection under these conditions is called avalanche injection. The mechanism, first proposed 
in 1960 by Nicollian and Goetzberger [145], has been shown to support current densities up 
to IOA/cm' [146]. 
Avalanche injection can be readily observed in a p-substrate MOS capacitor under 
avalanche breakdown conditions: A positive potential applied to the gate structure drives the 
silicon into depletion until an inversion layer forms at the oxide surface. The growth of the 
inversion layer is governed by the thermal minority carrier response time Tni., which is 
typically 100-10OOms. For a fast pulsed gate bias (< Ims), the inversion layer is practically 
non-existent and the depletion layer can expand beyond its equilibrium width W.. When the 
depletion layer voltage reaches the avalanche threshold V.,, it becomes pinned and an 
inversion layer forms from electrons supplied by the avalanche plasma. 
Under certain doping conditions, the high carrier density of the avalanche plasma is 
accompanied by a sufficiently high field over a sufficient distance to cause avalanche 
injection over the Si-Si02 potential barrier. Since the system is one-dimensional (the 
avalanching carriers travel normal to theS'-S'02interface) it can be modelled by the lucky 
electron model. 
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Figure 3.12: Hot carrier injection mechanisms in a MOSFET. 
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3.4.4 Hot Carriers in MOSFETs 
In the following discussion, an n-channel MOSFET shall be considered, although hot 
carrier damage in p-channel devices is comparable (with the roles of electrons and holes 
reversed) [147]. The channel hot carrier effect, occurring principally when a transistor is 
biased beyond the pinch-off point, is the major injection mechanism. Fig. 3.12 shows the 
major injection processes: The longitudinal electric field in the inverted channel causes field 
excitation of hot electrons and subsequent injection into the SiOý. In the 'pinch-off' region 
between the inversion layer and the gate, electrons repelled from the surface by the field can 
generate holes by impact ionisation which can be heated and injected into the SiOý (a few 
electrons may also be injected in this region but most will be reflected by the field). This 
'drain avalanche stress' has been found to degrade the oxide much faster than the channel 
hot-carriers [148]. The effects of hot carrier stressing generally increase with decreasing 
dimensions but decrease for channel lengths below 0.21Arn [137]. 
Some of these injected carriers are trapped in the SiOý, causing space charge evolution 
[149]. Thus the value of VTchanges with time, causing the device to drift from E-mode to 
D-mode or vice versa. The breakdown voltages of the source and drain junctions can also 
be affected and an uneven charge distribution along the channel can even affect the 
transconductance g. [149]. Variations in VTand g. have been found to vary linearly with the 
number of generated traps [150]. The severity of hot carrier damage increases with 
temperature, although a greater number hot carriers are injected at low temperatures 
[151,152]. Hot-carrier sensitivity can be reduced by the incorporation of F or CI in the SiOý 
[153 v 154]. Hot electron damage can also be annealed at room temperature by grounding the 
drain contact for 600-900s [1551. 
Several links have been established between hot carrier injection and ESD. Sub- 
catastrophic ESD damage has been shown to affect the hot electron reliability [1561 and ESD 
induced snap-back behaviour (see Section 2.4.2) can cause catastrophic oxide breakdown by 
the in ection of hot holes from the impact-ionization [112,140]. j 
Transistor lifetime under hot-carrier stress can be predicted using the charge-pumping 
technique to monitor interface states [1571 and electron injection can be observed in-situ by 
detecting optical emissions [158]. Alternatively, the inclusion of Ge impurities in the channel 
region can increase the scattering, thereby reducing the number of lucky electrons [159]. 
However, the reduction of hot electron effects often conflicts with strategies to reduce the 
second-order transistor phenomena [160]. 
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3.5 Other MOS Failure Mechanisms 
3.5.1 Parasitic Bipolar Effects 
The effect of a parasitic bipolar structure on a miniaturised MOSFET has been 
discussed in Chapter 3. When the 'snapback' condition is reached, the drain presents a 
resistance whose value decreases with increasing current. Unless the current in such a 
structure is limited, this negative differential resistance may lead to current runaway and 
subsequent thermal burnout [161]. Snapback also provides a supply of hot holes for injection 
into the oxide [140,142]. 
Parasitic bipolar transistors can also form between adjacent MOSFETS in a CMOS 
circuit. These devices are arranged so as to act as a 'thyristor' or 'silicon controlled rectifier' 
(SCR). The SCR can be triggered by a spurious pulse (e. g. an ESD event) or by exposure 
to ionising radiation, causing a short circuit between V. and Vdd and subsequent thermal 
burnout [1621. Parasitic SCRs and latchup can also be induced in NMOS as a result of the 
extra junctions induced by junction spildng [ 163] (discussed below). Latchup can also be self- 
propagating, spreading from location to location across the chip. This propagation can be 
observed using infra-red [164] or emission microscopy [163]. Latchup susceptibility has also 
been shown to degrade with increasing temperature [165]. 
A number of techniques are available to combat latchup. For example, careful design 
can keep the parasitic transistor gain [162] to a minimum, increasing the latchup triggering 
voltage. This can be achieved geometrically, or by using gold doping in order to reduce the 
minority carrier lifetime [166]. Alternatively, trenched barriers can be fabricated in order to 
separate adjacent n-channel and p-channel structures [167]. An excellent review of latchup 
is given in the book by Troutman [168]. 
3.5.2 Electromigration [2] 
Since the atoms in a metallic crystal have a Maxwellian energy distribution, a 
proportion of them will have an energy greater than the bonding energy of the lattice and free 
themselves from their lattice positions. The number of these 'mobile' atoms is therefore 
related to the lattice temperature by the Arrhenius equation. Under zero current conditions 
the motion of the mobile atoms is random so that the material maintains its original shape. 
However, if a current flows, the electron 'wind' will cause a preferential 'migration' of 
material in the direction opposite to that of the current. Furthermore, the rate of migration 
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increases with increasing current density, causing it to be highest at constricted points in a 
conductive track or wire. Hence these 'bottlenecks' become increasingly narrow and 
ultimately fuse due to Joule heating. Thus the end result is an open circuit failure. 
3.5.3 Electro-thermomigration ('Spiking') 
Contact injection of minority carriers at the ohmic contacts of a MOSFET can 
generate an electron-hole plasma in the drain (or source) diffusion [ 169]. The resulting Joule 
heating can provide a condition for electromigration and thermal diffusion of aluminium or 
polysilicon into the silicon substrate [170]. This results in a highly conductive filament or 
'spike' of silicon penetrating the diffusion and forming ajunction short. Depending upon bias 
conditions, these spikes may point downward into the substrate or they may penetrate the 
diffusion side wall. This may cause p-n junctions to behave in an Ohmic fashion, or it may 
set up the initial condition for latchup [163]. 
3.5.4 Dielectric Instability 
The charge distribution in the oxide can alter during a device's working life, causing 
threshold voltage drift and resulting parametric instability (see Eqns. 2(9-1 1)). The charge 
may be situated in surface states at the Si-Si% interface, or in bulk traps within the SiO2 
volume. Mechanisms of bulk-oxide charging include hot carrier injection and high field 
Fowler-Nordheim tunnelling. Both these mechanisms have similar effects on dielectric 
stability, causing VT to shift with time [149]. The oxide charge is usually positive and is 
identified by a negative shift in the capacitance vs. voltage (C-V) curve [171]. Other causes 
of dielectric instability include mobile ion migration [172] orSi-Si02 interface instability 
[173]. 
3.5.5 Radiation Damage 
Ionising radiation (e. g. X-ray, y-ray) can have a number of adverse effects in MOS 
circuitry. For example, particle irradiation (e. g. a-particles emitted by radioactive trace 
elements in the packaging material) can generate electron-hole pairs and subsequent electrical 
pulses, which may trigger soft memory errors [174] and/or latchup [175]. Radiation can also 
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affect MOS oxide stability in a similar manner to high electric field stress, i. e. the generation 
of defect states in the oxide [176,177]. These states, which are also generated by exposure 
to ultraviolet light [178], may be associated with the breaking of Si-H or Si-OH bonds [179] 
and may exist as both donors and acceptors [180]. Thus these states can be either positively 
or negatively charged, introducing VTdrift of either polarity [177]. The radiation tolerance 
or hardness depends heavily upon processing parameters such as Si doping and 
oxidation/annealing conditions [181]. The introduction of small quantities of fluorine into the 
oxide has been shown to improve the radiation hardness [182]. 
The similarity between electrical and radiation-induced damage allows radiation 
hardness to be assessed using Fowler-Nordheim tunnelling by the hot-carrier avalanche 
injection technique (see Section 3.4.3) [183]. 
3.6 Latent or 'Walking Wounded' Failure 
Latent or walking wounded failure is a combination of time and event dependent 
phenomena. It results from the cumulative nature of damage which allows time and event 
dependent degradation to combine to cause catastrophic failure. A typical example is the 
partial evaporation of a metallisation track caused by an ESD event. Such damage may well 
pass an electrical (i. e. non-visual) inspection and enter the field [184]. However, the current 
constriction at the damage site causes accelerated electromigration, resulting in premature 
failure during working life. The possible consequences could be devastating for 
manufacturers and consumers alike. While the cost of a walking wounded component 
detected during manufacture may be negligible, it could run into millions of pounds when 
in service (e. g. in a satellite in orbit). More frightening still, a latent failure in a military 
application could cost millions of lives. 
it is therefore surprising that until the end of the 1970s, very few workers had 
considered latent failure, many still doubting its existence. In 1980, McAteer et al. [185] 
unveiled an experimental program to identify latency problems in the proposed Trident 
missile system. The results, published in 1982 [186], showed that the problem was very real. 
More alarming still was the discovery that a damaged device may pass visual as well as 
electrical inspection, the damage only becoming apparent under chemical etch, SEM analysis 
[186] or infra-red microscopy [187]. 
L. atent damage can sometimes be observed as sub-catastrophic performance 
degradation. Observing the effects of ESD on polysilicon-gate NMOS performance, 
Amerasekera and Campbell [134] identified several modes of characteristic degradation, the 
main hallmark of breakdown being a reduced transconductance. 'Reduced transconductance' 
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devices are of particular importance since they behave as operational transistors and may 
therefore pass a functional inspection. Such degradation could be the result of charge-trap 
buildup in the oxide [188] or in a local region of broken-down oxide [134]. Amerasekera [7], 
Holmes [189] and Fong and Hu [132] reported negative threshold voltage shifts in MOSFETs 
stressed with ESD pulses below the oxide breakdown threshold (although Holmes also 
reported time-dependent recovery), indicating the storage of positive charge which may be 
associated with degradation. Analogous degradation in GaAs MESFET [190] and bipolar 
[186] devices has also been identified. 
Alternatively a device may show no detectable signs of latent damage prior to 
catastrophic failure. These may correspond to gate oxides which, although still intact, have 
been stressed almost to the point of critical wearout. Models have been developed based upon 
the cumulative growth of microcracks produced by thermoclastic stress relief [191]. This 
echoes McAteer's warning that a walking wounded device may remain deceptively within its 
specification until failure [1851. 
Experimental data relating to the MOS latent hazard is varied and contradictory. 
McClullough [192], Schwank [193] and Woodhouse et al. [194] found little evidence of 
degradation in MOS integrated logic subjected to sub-critical ESD damage and Bowers [195] 
found gate oxide latency in discrete MOSFETs almost impossible to achieve. Furthermore 
Roberts [196] discovered no cumulative damage from rectangular pulses below 70% of the 
damage power threshold. Latent failure was, however, observed in LSI NMOS by Enoch et 
al. [16], in MOS memory by Strauss et al. [197] and in HMOS by Crockett et al. [198], 
although the latter was attributed to polysilicon resistor burnout. Krakaur & Mistry [199] 
showed that trapped holes, induced in the oxide during ESD snap-back could be transformed 
into interface states under working conditions, causing parametric drift. Aur [136] showed 
that ESD damage reduced the lifetime of an NMOS transistor under hot-electron stress 
(although interestingly enough the reverse is not true: hot electron stress has no affect on 
ESD performance). Hellstr6rn [200] successfully used third harmonic distortion CMD) 
analysis to detect latent damage in MOSFETs, although manufacturing defects were 
discovered to produce similar results. 
The opposite of latent failure, i. e. latent recovery, has also been recorded and devices 
whose characteristics have degraded out of specification can sometimes recover under further 
stress. This has been attributed to dielectric self-healing [48,78] or the re-melting/re- 
solidification of junction spikes [16]. 
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3.7 Failure Mechanisms in Different MOS Technologies 
Some of the different MOS technologies covered in Chapter 3 are more prone to 
certain failure mechanisms than others [2]. For example, CMOS is by its very nature prone 
to latchup. This is partially remedied by the use of insulated substrate technology, isolating 
the n and p-channel MOSFETs and preventing them from interacting to form an SCR. 
However, a single transistor latch mechanism has been reported [201], to which SOI 
technology has no immunity. Although SOI and SOS are prone to the same dielectric 
instability mechanisms as ordinary CMOS [202], they exhibit a greatly improved radiation 
hardness [2031. 
The relative sensitivity to different failure mechanisms also depends on device size, 
although early experiments on HMOS reliability gave similar results to standard NMOS 
[2041. As for VMOS, the major failure mechanism appears to be dielectric breakdown [205], 
the apex of the V-groove being particularly sensitive due to the high electric field [206]. The 
failure rates of TDDB in VMOS has been measured at approximately 1% per 100,000 hours 
[2071. 
The similarity between charge coupled devices and other MOS structures renders them 
prone to similar failure processes [2], although they have been found to be specially sensitive 
to dielectric instability [19,121,208]. 
3.8 Methods of Improving Reliability 
Numerous strategies for the elimination of event-related failure have been developed 
over the years. These strategies fall into two categories: firstly on-chip protection circuitry 
can be implemented at the design stage to limit device voltage and absorb the energy of a 
spurious pulse. Sensible chip design also minimises ESD hazards [31]. Secondly anti-static 
precautions can be implemented at the manufacture, transportation and handling stages. 
Time dependent failure under working conditions can also be minimised by the 
screening of components after manufacture, weeding out the weak elements from a 
component batch. All these strategies are described in the following sections. 
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3.8.1 Anti-Static Precautions 
Strategies for the minimisation of electrostatic charge were introduced by Freeman 
[209] in 1974 and have been considerably improved since. These strategies include the use 
of static dissipators and anti-static matefials (i. e. materials which dissipate charge and resist 
triboelectrification) in packaging and handling materials as well as in the floors and 
furnishings of the working environment. Components should only be handled in a safe 
handling area (SHA) equipped with equipment, floors (or mats), conveyer belts [12], benches 
and tools all grounded [210]. Since the fast dissipation of static can itself cause damage, 
static dissipators should have moderate (rather than low) resistivity [34] and the grounded via 
a imil resistance [11]. Although a high relative humidity is beneficial, it provides only a 
slight advantage [211] and it is usually limited by other factors [8]. Materials can also be 
treated with 'topical antistats' which are both inexpensive and effective [212]. Operators 
should wear non-synthetic clothing, conductive shoes, wrist (or heel) straps and should be 
trained in anti-static methodology [12,8,184,213]. The SHA can also be neutralised by the 
use of an air ioniser [214], although components should not be brought too close to the ion 
source [34]. Since this occasionally causes operator discomfort [215], it is rarely used except 
for the most highly static sensitive devices. Kolyer [34] recommends that conductor and 
insulator voltages should not exceed 50V and 300V respectively. 
The dramatic benefits introduced by such precautions are illustrated in a paper by 
Gilby [12], showing a 30% reduction in the failure rate of television receivers. Furthermore 
Giusti [2111 calculated that in the absence of anti-static protection, the failure probability for 
an NMOS device handled at a work bench can be as high as 87% (20% relative humidity). 
However, care should be exercised in the choice, implementation and maintenance of anti- 
static equipment, weighing capital expenditure against effectiveness [12,19,216]. Incorrect 
implementation can undermine the whole anti-static campaign [33] and can even increase 
rather than decrease the static problem [19]. The most important factor in the elimination of 
static has been shown to be the operator's awareness of the problem [34]. 
3.8.2 Protection CircUits 
Protection circuitry is built into most modem integrated circuits to protect them from 
event related failure. With the recent increase in ESD sensitivity, considerable research into 
protection circuitry has been performed. Protection circuits are required to protect the DUT 
not only from over-voltage but also from latchup [217]. Specification for the ideal protection 
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circuit is as follows: it must (i) limit the voltage across device inputs, (ii) shunt the excess 
current with minimal heating, (iii) not affect the device's performance, (iv) require minimal 
additional processing and (v) occupy minimal chip area. With the recent reduction in device 
dimensions however, this ideal has become increasingly difficult to attain. 
Numerous protection schemes have been developed over the years [218]. A very 
simple example might consist of a current-limiting resistor and a voltage-limiting Zener 
diode, the breakdown voltage of which is set below the damage threshold of the device. Both 
the diode and the resistor can be fabricated together by diffusing a p-type resistor into an n- 
type substrate. When a large spurious voltage appears at the input, the diode pins the device 
voltage at the Zener threshold and the excess voltage is dropped across the resistor R. 
Another common design replaces the Zener diode with two ordinary diodes, connected to the 
supply rails. One or other of these diodes becomes forward biased when the input voltage 
goes above Vdd or below V,,, thereby clamping the device voltage within these limits. 
Avalanche, punchthrough, spark-gap, varistor and snapback structures have also been used 
to the same effect [219-222], although the snapback devices have too slow a response to 
protect against CDM ESD stress [13,223]. 
Although the circuit's ability to limit the device voltage requires a large value of 
R/(diode series resistance), maldng R too large causes frequency response problems 
associated with the time constant Cj. R (Ci,, =input capacitance). Thus a trade off exists 
between the diode dimensions 
' 
and its voltage limiting ability and most protection circuits are 
only effective up to 2kV- 
However, most failures in protected MOS circuits are caused not by inadequate 
voltage limitation but by heat removal (except for CDM on snapback protected devices [13]), 
analogous to the thermal dielectric breakdown [224]. The energy absorbed by the diode 
junction during a fast pulse may not disperse in time to prevent the local temperature from 
reaching the silicon melting point. Thermal breakdown of diode junctions is not only relevant 
to protected MOS but also to bipolar and GaAs MESFET circuitry and several mathematical 
models have been developed to simulate it [e. g. 225-228]. 
The protection circuit resistor is 
-also 
vulnerable to Joule heating and thermal 
meltdown. Deposited polysilicon resistors are more sensitive than diffused resistors since they 
are thermally insulated by the passivation [13]. 
The above strategies protect against direct ESD applied to the terminals of a device. 
Indirect ESD, i. e. the electromagnetic disturbance produced by a local ESD event can be 
protected against by the use of conductive shields [229]. 
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Figure 3.13: Failure rate as a function of time for screened and unscreened components 
(after Crook [201]). 
3.8.3 Screening 
Screening is a technique I of reducing extrinsic defects from a component batch, 
thereby eliminating the 'infant mortality' section of the bathtub curve. After manufacture, the 
devices are stressed above their rated voltage or temperature in order to accelerate the failure 
mechanisms (screening under temperature stress is also called burn-in). In this way the 
devices with the more severe extrinsic defects fail very quickly and are eliminated from the 
batch. The survivors can be shown to have a much lower failure rate than the original batch. 
Fig. 3.13 shows the failure rate vs. time curve for unscreened MOS oxides together 
with the corresponding curve for screened oxides during and after screening [230]. Although 
the failure rate is higher during the screen, it is dramatically lower than that of the 
unscreened components after stress. Only towards the far right of the graph do the failure 
rates merge. 
The major problem is to devise means of activating the extrinsic defects without 
severely affecting the intrinsic reliability of the device. One example is High Temperature 
Reverse Bias (HTRB) screening [231], in which oxides are subjected to simultaneous high 
voltage (max. volts + 50%) and high temperature (150*C) in order to activate any ionic 
contaminants. ESD pulsing has also been found to provide an adequate screen-stress for 
CMOS logic gates [192]. Although bum-in is a proven technique for MOS screening, the 
devices are more sensitive to ESD at the elevated temperature [210] (this is because of the 
protection diode's temperature sensitivity). 
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In theory, a latent ESD damage may be regarded as an extrinsic defect and thereby 
eliminated by a screening process. In practice however this is extremely difficult [186]. 
Indeed the increased handling during screening can increase the probability of ESD [19]. 
3.9 Conclusions 
77his chapter has reviewed the current understanding of failure mechanisms in MOS 
devices. Ile main topics of research can be summarised as follows: 
1. Hot electron instability. 
2. Parasitic bipolar mechanisms (Latchup & Snapback). 
3.7bcrmal brcak-do%m in protection diode structures. 
4. Radiation damage. 
5. INfetallisation failure (e. g. Electromigration). 
6. Dielectric wearout under long fimc-scale stress. 
A considerable body of literature is available on areas I to 5, and although research 
on these topics is still proceeding, the underlying physics is fairly well understood. A large 
number of papers have also been published on long-term dielectric wearout, although there 
is still no general consensus as to which physical mechanisms are responsible. However, 
reasonably accurate empirical models have been developed for use by reliability engineers 
(Sections 3.3.5 & 3.3.6). 
By comparison, very little work has been published on short time-scale oxide wcarout. 
7lie mechanisms of ESD-induced oxide break-down are still very poorly understood, 
particularly with regard to the observed polarity and voltage dependencies (Section 3.3.7). 
Since an improved understanding of these mechanisms may contribute to the design of better 
protection circuits, the remainder of this thesis is devoted to the topic. 
3.10 Summary 
Ile possible sources of evcnt-dependent failure have been described, with a particular 
emphasis on electrostatic discharge (ESD) stress. 
2. The various theories of dielectric break-down have been covered, including avalanche, 
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thermal and time-dependent breakdown. Several models of time dependent dielectric 
breakdown (TDDB) were discussed, including the treeing, electron-trapping and the 
hole-trapping models. Arguments for and against these theories were presented. 
3. The distinction between 'intrinsic' and 'defect-related' dielectric breakdown was 
discussed, and the statistical 'effective thickness' model of extrinsic breakdown was 
discussed. 
4. Hot-carrier instability has been discussed. The coverage included the 'lucky electron' 
model of electron-gas heating, the avalanche-injection mechanism and the processes 
of hot-carrier injection in MOSFETs. 
5. Other failure mechanisms were briefly described, including CMOS latchup, 
electromigration, electro-thermomigration and dielectric instability. 
6. The dangers of 'latent' or 'walking wounded' failure were described, and practical 
examples were cited. 
7. The various strategies designed to improve reliability were examined. The discussion 
included anti-ESD precautions, protection circuitry and component screening. 
8. The chapter ended with a brief summary of the current state of MOS failure research. 
Fast transient/ESD oxide breakdown was chosen as the main topic for this thesis. 
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Chapter 4 
Experimental Apparatus and Test Samples 
4.1 Introduction 
This chapter describes the apparatus and test structures used for the practical work 
of the thesis. The experimental facility has been under continuous development for several 
years and earlier versions have been described by Amerasekera [1] and Franklin [2]. This 
section describes the present state of the system in its entirety, including several innovations. 
Plate I (opposite) shows a photograph of the system is its present state. 
The test structures, supplied on unscribed wafers, were obtained from four different 
semiconductor manufacturers. They cover a wide range of MOS integrated circuit 
technologies, including NMOS, CMOS and SOS (see Section 2.5). The experimental 
procedures and results are presented in Chapter 5. 
4.2 Apparatus 
4.2.1 Wafer Chuck and Microprober System 
Two different wafer chucks were used to probe the silicon wafers. The first, intended 
for 4" wafers, was made from brass and held the wafer in place by means of a vacuum pump 
system. The second type, designed for 3" wafers, was made from aluminium and held the 
wafers in position by a system of mechanical clips arranged around the wafer periphery. The 
3" chuck was heated by a series of wire-wound resistors, embedded in the body of the chuck, 
while its temperature was monitored by a Cr/Al thermocouple. The loop was completed by 
an electronic proportional controller, developed as an undergraduate project [3]. This system 
accurately stabilised the chuck (and hence the wafer) at any user-defined temperature between 
ambient and 20011C. Temperature was independently monitored via a second thermocouple 
by a Comark Type 1602-2 electronic thermometer. Since these thermocouples acted as 
antennae for surrounding field perturbations, they were temporarily removed during electrical 
measurements. Plate 1 (opposite) shows a photograph of the temperature control system. 
Electrical. contact to the device structures was made using adjustable 201im tip 
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Figure 4.1: Wafer microprober station (together with temperature control system). 
microprobesq by - which the device bond pads were manually probed under microscopic 
observation. Substrate contact was made using the chuck itself, which was in contact with 
the metallised wafer base. The overall arrangement is shown in Fig. 4.1. 
The microscope sample illuminator had three levels of intensity denoted 1,2 and 3. 
Since some of the experiments in this thesis are light sensitive, three standard levels of 
luminous intensity were defined. These are described in Table 4.1. 
Table 4.1: Definition of Blumination Levels. 
Illumination Level Description 
LOW Microscope illumination off, 
laboratory lighting off. 
MODERATE Microscope illumination on Level 1, 
laboratory lighting on. 
HIGH Microscope illumination on Level 3, 
laboratory lighting on. 
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4.2.2 Electrical Instruments 
4.2.2.1 Parametric Analyser 
Parametric analysis of devices was performed using a Hewlett Packard HP4145B 
semiconductor parameter analyser, which is capable of performing a number of different 
functions. The HP4145B is basically a programmable d. c. measurement system consisting 
of two voltage sources, two voltage monitors and four source-monitor units (SMUs). The 
latter are two-mode devices which can source current and monitor voltage or source voltage 
and monitor current. The arrangement is shown schematically in Fig. 4.2. 
The parametric analyser can measure the IN characteristics of a device or it can 
measure current or voltage as a function of time. Accuracy is ultimately limited by system 
noise, and measurements to within lOmWlOnA are readily attainable. The instrument also 
has a range of analytical functions (e. g. measurement of the slope/intercept of a tangent to 
an I/V characteristic), enabling the user to extract device parameters from the measured 
characteristics. 
Measured data were stored on 31/2" floppy disks for future retrieval. Hard copies of 
characteristics were also obtained using a Hewlett Packard HP7475A plotter. 
ut 
Figure 4.2: Schematic Diagram of Source-Measure Unit (SMU). 
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4.2.2.2 Programmable Electrometer 
Electrical measurements were also made using the Keithley 617 programmable 
electrometer. Very high accuracies were available: resistance scales range between 2kQ and 
200GO with a 50 parts per million resolution. The instrument has a "suppress" function, 
allowing the user to eliminate stray circuit elements in the test leads prior to taking any 
measurements. It also contains a voltage source which can be set between 0 and 102V in both 
polarities with a resolution of 5OmV and a maximum output current of 2mA. 
4.2.2.3 Progranunable Voltage Source 
The Keithley 230 programmable voltage source provides precision d. c. voltages 
between 0 and 100V in both polarities with a resolution below lOmV and an output current 
limit between 2mA and 100mA. The unit has an internal program memory, allowing it to 
generate a user-defined voltage waveform. 
4.2.2.4 I., C-R Meter 
The Wayne-Kerr 4210 L-C-A bridge was used to measure high frequency circuit 
elements. This instrument measures resistance, capacitance and inductance in parallel or 
series configuration using sampling frequencies of 10OHz, 1kHz and 10kHz. It also 
incorporates a "suppress" function, similar to that of the Keithley 617 electrometer, which 
allows the parasitic circuit elements of the test probes and leads to be eliminated from the 
measurements. 
4.2.2.5 Digital Oscilloscope 
The Hewlett Packard 5411 1D digital oscilloscope can observe single-shot events and 
transfer the captured waveform. to a computer via an HPIB interface. The controlling 
software, developed by Dr. A. J. Franklin [4], runs on a Walters 286 AT compatible desktop 
computer and allows the waveform, data to be stored on a disk or transferred to the Mathsoft 
MathCAD mathematical software system for analysis (Fig. 4.3). The maximum sampling 
speed of the oscilloscope is 10' samples per second, allowing the measurement of frequency 
components up to 50OMHz. 
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The signals monitored by the oscilloscope were either voltages, measured by the 
Hewlett Packard 10431A (IMCI/6.5pF) and 10440A (10MO/2.5pF) voltage probes, or 
electrical currents, measured by the Tektronix CTI cuffent-transformer probe. The 
HP10431A and HP10440A probes were labelled A and B respectively for identification. 
The signals from the voltage and current probes needed very little in the way of 
mathematical processing. Although probe attenuations were corrected by the oscilloscope 
itself, a problem was experienced with the zero level, whose value tended to drift. For this 
reason, the computer was programmed to calculate its own zero-voltage level by averaging 
the leading tenth of the waveform. (prior to the beginning of the pulse) and then subtracting 
this value from the signal, i. e. 
TM110 
10 4(l) V(t) = Vsc(t) --fV. (, c) dr TSC 0 
where V, (t) is the voltage signal from the oscilloscope and T. is the time duration of the 
waveform. 
Since the minimum measurement frequency of the CTI, probe is of the order of 
IMHz, the pre-pulse current level (which has zero frequency) cannot be considered accurate 
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and the final tenth of the waveform. (where the current has decayed to zero) was used instead. 
The spurious d. c. signal prior to pulsing was eliminated by multiplying the signal by the 
Heaviside step function, ie. 
T. 
Isc W- 10 f I. (-r) dT H(t - td) 
4(2) 
TSC 
0.9 T" 
, 
(t) is the current signal from the oscilloscope and td is the time-delay to the where I. 
beginning of the pulse. Fig. 4.4 shows the processed voltage and current signals obtained for 
a -50V ESD pulse applied to a 48.10 resistor. The close agreement between I(t) and 
V(t)/48.1 illustrates the accuracy of the measurement. 
0 
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Figure 4A MathCad-processed waveforms of HBM electrostatic discharge pulse 
discharging into 48.10, illustrating the accuracy of the waveform analysis technique. 
4.2.3 Stress Generation 
4.2.3.1 Human Body ESD Pulse Stress 
Throughout the project, ESD was generated using the Hartley AutoZap ESD test 
system. This equipment produces 'Human Body Model' ESD pulses in accordance with the 
MIL-STD-883C specification (see Section 3.2.2). The system is shown schematically in 
Fig. 4.5. Two high precision d. c. voltage sources were programmed to provide pulse voltages 
(VO) between -4000V and +4000V in 20V steps. These voltages are used to charge the 
'body' capacitance C, via the charging resistance RI. C, is then discharged into the DUT via 
the 'body' resistance R2. Charging and discharging is governed by a system of relays and the 
V(t)/R 
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Figure 4.5: Schematic diagram of AutoZap ESD Simulation System. 
entire operation is controlled by a Commodore 8296 desktop microcomputer. 
For the purposes of these experiments, several alterations have been made to the 
standard hardware and software. The computer program was modified to allow the AutoZap 
to supply single pulses and incrementing pulse sequences according to user specifications. 
The negative voltage source was also modified to produce 0 to -800V in 4V steps. This 
source was used for both positive and negative polarity stressing by reversing the connections 
to the DUT. 
The discharge module (containing the circuit elements C,, R, and R2 and the switch- 
over relay) and the device under test are usually mounted within the metallic AutoZap cabinet 
in order to protect the experiment from external electric fields. Since it is impractical to place 
the wafer microprober inside this enclosure, earlier studies used flying leads or co-axial 
cables running between the AutoZap and the microprober [1,2]. These cables presented large 
parasitic capacitances, introducing possible inaccuracies. 
In the current study, the discharge module was removed from the AutoZap and 
mounted on the microscope stage beside the chuck. It was connected to the probes via short 
flying leads of negligible capacitance. The additional relay RL1 allows the DUT to be 
automatically switched between the AutoZap and other instruments. 
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irigure 4.6: Equivalent circuit for ESD test system. 
Fig. 4.6 shows the equivalent circuit model used to characterise the AutoZap HBM 
test system, showing the following circuit elements: 
C, 'Human-body' discharge capacitor. 
R2 'Human-body' discharge resistor. 
q Parasitic capacitance parallel to R2. 
C', Parasitic capacitance parallel to C1. 
Ct Total capacitance between discharge module and DUT, excluding 
capacitance of oscilloscope probe. 
CP Oscilloscope probe capacitance. 
Rp Oscilloscope probe resistance. 
Since the charge leakage via the probe resistance Rp can be ignored over the ESD 
rise-time constantg the total system charge can be assumed to be constant throughout t,.. [6]9 
and the capacitances can be characterised using the following charge-balance technique: . 
With the wafer microprobe in the up position and a voltage probe connected, the 
effective pulse magnitude V.. (for an applied pulse voltage VO=100V) was measured as a 
function of C, in the range 0-13pF. Assuming that the pulse charge is preserved, the graph 
of C, vs. V, /(VO-Vj should theoretically be linear, with a gradient of (q+Cp) and an 
intercept of -C,. Hence (C, +Cp) and C. were calculated using the least-square method for 
probes A and B (individually and connected together in parallel) and the individual 
capacitances C, Cp(A)9 CP(B) were determined by elimination (see Table 4.2). Since the C, 
vs. Vý(VONJ data shows no significant deviation from the linear model (Fig. 4.7), the 
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Figure 4.7: Graphical extrapolation of capacitance values in HBM circuit. 
statistical errors in the experiment should be negligible. This was also confirmed by repeating 
the experiment and comparing results. 
In order to determine C2, R2was disconnected, a Vo= 1000V pulse was applied and 
V. was measured. Simple circuit theory allowedC2 to be determined using the formula: 
C2 ý 
(Ct + cp) (C, + Cl) Ve 4(3) 
Vo (Cx + Cl) - Ve(Ct + cp) - Ve(Cx + Cl) 
The resulting value was C2=1.029pF. The advantage of this technique (as opposed to 
measuring the components independently using an L-C-R meter) is that the system is 
arranged in exactly the same way as it is during a real ESD test. 
Table 4.2: Capacitance Parameters 
FFA'rrangement 
C. (PF) Ct (PIF) Cp(A) (pF) CIP(B) (pF) 
3" Chuck 13.327 14.394 7.900 1.516 
3" Chuck 13.877 56.087 9.506 0.475 
4" Chuck 13.390 17.179 6.225 0.409 
4" Chuck 14.171 25.222 9.621 2.757 
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Although the inductance L produces a slight parasitic oscillation, the captured 
waveforms show that it has no noticeable effect on the ESD pulse magnitude V,,. 
4.2.3.2 Constant Voltage Generation 
Oxide breakdown under constant voltage stress conditions was examined using three 
separate techniques, which were suitable for long, medium and short time scales respectively. 
These are described below: 
(i) Short 711me-Scale Method (100ns-inu) (Fig. 4.8): The E-H 132L Pulse Generator 
provides 0-55V rectangular voltage pulses of either polarity. The pulse duration is controlled 
by the user and has a minimum value of 100ns. (Double pulse sequences can also be 
produced. ) The output is diode 'clipped' at a value set by the Keithley 230 voltage source. 
Current and voltage waveforms are measured by the CT1 current probe and HP10431A 
voltage probe respectively. Fig. 4.8 also shows typical current and voltage waveforms. 
r1i) Long 71ime-Scale Method (> 1s) (Fig. 4.9): One SMU of the HP4145B parametric 
analyser was programmed to provide a constant voltage and monitor current as a function of 
time. Although the voltage and current are very precisely controlled and measured in this 
experiment, the time-response of the HP4145B (which is intended primarily for d. c. analysis) 
renders it inappropriate for time-scales below 0.5sec. 
rill) Mediwn 77me-Scale Method (Inu-1s) (Fig. 4.10): Constant voltage is produced 
by the Keithley 617 or 230 voltage source and current is sensed by a simple U. H. F. 
operational amplifier circuit. Since the op-arnp input presents a virtual earth at low 
frequencies, it has minimal effect on the voltage across the oxide. However, this situation 
is only valid for frequencies below about 5MHz, rendering this technique unsuitable for very 
short time-scales. Furthermore, the Keithley voltage sources both have settling times of the 
order of 3ms. 
4.2.3.3 Ramp Voltage Generation 
Fig. 4.11 shows the apparatus used to ramp the voltage across an MOS device. A 
purpose built function generator produces a variable speed voltage ramp which is applied to 
the DUT and a resistor R, = 1MO connected in series. R, performs two functions: it limits the 
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(inset shows typical voltage/current waveforms). 
(i) Apparatus 
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Figure 4.9: 'Long time-scale' apparatus and schematic current profile. 
(ii) Current Profile 
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Figure 4.10: Apparatus Used for Medium Time-Scale Oxide-Breakdown Measurements. 
current in the DUT and allows the DUT current to be monitored. The resistor voltage Vband 
the overall voltage V. were captured on the HP45 111 D oscilloscope and downloaded to the 
Walters 286 computer for analysis. 
This apparatus is characterised in terms of the circuit model of Fig. 4.12. Here Cý and 
Cct represent the total probe/chuck and chuck/ground capacitances respectively, while R,,, 
represents the parallel combination of R, and the HP10440A oscilloscope probe resistance. 
While 1; ý was measured using the Keithley 617 electrometer, CP,, and C,, were 
measured in the following manner: With the microprobe positioned a fraction of a millimetre 
above the wafer surface, a voltage ramp was applied to the system and the V, and Vbprofiles 
were recorded. Simple circuit theory reveals that if x(t)=Vb/V. and y(t) =1 01 Vbdt/V. then 
y (t) = -R,, c 
(Cg + Cp, ) x (t) + RgCp, 4(4) 
Hence the x(t) and y(t) profiles were extracted from the experimental waveforms and the 
unknowns in Eqn. 4(4) were determined using the method Of least squares. The resulting 
parameter values (which were not significantly dependent upon the relative positions of chuck 
and prober) are listed in Table 4.3. 
Table 4.3: Characterisation Parameters for Ramp Test Experiment 
Rn (Kfl) Cm (PF) C, (PF) 
916.7 24.69 1.491 
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Figure 4.12: Characterisation of voltage ramp apparatus. 
4.2.3.4 Constant Current Generation ' 
The HP4145B parametric analyser was used to supply constant current. Since this 
instrument has a settling time of the order of 100ms, the technique was limited to relatively 
long time-scale measurements. 
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4.3 Test Samples 
The sample structures were all fabricated on 3 or 4 inch wafers of bulk silicon or 
silicon-on-sapphire. The die on these wafers were not commercial circuits but process 
characterisation structures, especially designed to allow each device to be independently 
tested. Howevert the wafer quality was comparable to that encountered in commercial 
devices, so the experiments may be assumed to be realistic simulations of actual production 
situations. The wafers were supplied by four different manufacturers, who are referred to as 
suppliers A, B, C and D throughout this thesis. The samples are summarised below: 
a) NMOS Circuit Arrangement 
-0 drains so 
d1 d2 dS 
gate source 
b) NMOS Transistor Structure 
Field Oxide Field Oxide 
\ source drain 
n+ polysilicon gate 
I gate oxide I 
n+ 
/ Preferential Doping 
n+ 
p type substrate 
I metallisation (substrate contact) I 
Figure 4.13: Schematic diagrams of NMOS structures. 
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4.3.1 Three Inch NMOS Bulk Silicon Wafers (Supplier A) 
These wafers were composed of < 100> 200cm, p-type bulk silicon. The substrates 
received a preferential boron (p-type) implantation doping to 4.1015CM-3 for the enhancement 
mode structures. Depletion mode structures had an additional phosphorus (n-type) 
implantation to 4.1011cmI. The wafers contained a selection of E and D-mode NMOS 
transistors, MOS capacitors and a various memory structures (which were not used in these 
experiments). 
Gate oxide thicknesses were 400A on all devices, with a Si-Sioý interface state density 
of 1011cm-2 quoted by the manufacturers. All gate structures were composed of 4552A 
vacuum deposited n'-doped (1011cm-3) polysilicon. The field passivation oxide was -6000A 
thick. 
Channel lengths of both E-mode and D-mode transistors varied between approximately 
iAm. and 10OAm. Sources and drains were produced by arsenic (n-type) implantation to 
2.1020cm-3. The MOSFETs were arranged in arrays of eight, with common sources and gates 
and individual drains (Fig. 4.13a), allowing the characteristics of each device to be 
independently measured. Fig. 4.13b shows a schematic cross section of an NMOS structure. 
The wafers also contained rectangular wide area MOS capacitors with dimensions 
175, tm x 28014m. Some of these structures were fabricated upon the n-type 4.10"cnr' (E- 
mode) doping while others were fabricated on the p-type 4.1015CM-3 (D-mode) doping. Some 
of the latter had further p-type implantation to 1020CM-3 . Electrical connection to these 
structures was made between the gate bond pads and the aluminium coated wafer base. 
4.3.2 Three Inch CMOS Bulk Silicon Wafers (Supplier A) 
These wafers were composed of < 100> 250cm, n-type bulk silicon and contained 
E-mode n-channel and E-mode p-channel MOSFETs. P-channel devices had a preferential 
arsenic (n-type) channel doping to 10"cml, with boron (p-type) source and drain diffusions 
to 5.10"cm-3. N-channel structures, fabricated in a 2.1015cm-1 p-well, had preferential boron 
(p-type) channel doping to 1016cm-3. Drain to source dimensions varied between 1 and 1014m. 
Circuit arrangement was identical to that of the NMOS structures described above. 
Gate structures were composed of 102'cm-3doped polysilicon, evaporated onto 320A 
Si02gate oxides. The manufacturer's quotedS'-S'02interface state density was 1011cmý. The 
field passivation oxide was 7200A thick. The wafers also contained square 7011m x 70Arn 
gate oxide capacitors. 
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4.3.3 Four Inch HMOS Bulk Silicon Wafers (Supplier B) 
These wafers contained MOS transistor arrays similar to those described in Sections 
4.3.1 and 4.3.2., with common gates and sources and individual drains. Channel lengths 
varied between I and 5014m. Additionally, rectangular gate oxide capacitors, 215 x 268jum 
were available. Gate electrodes were n' polysilicon and all gate oxides were 400A thick. 
4.3.4 Four Inch Bulk Silicon MOS Capacitor Wafers (Supplier C) 
These wafers, made from p-type 17-2312cm bulk silicon, contained very wide area 
7, (6. Wce) MOS capacitor structures. Gate oxides were 135A thick (grown in 10 0 
02 at 
900"C), with n+-type (1020cm-3) polysilicon gate electrodes. Electrical contact was made 
between a metallised spot on the centre of each gate and the metallised wafer base. 
Input protection diodes VDD 
drains 
Ga4te RIM- 
v db 
ss 
« 
p-Channel n-Channel 
Figure 4.14: Organisation of Silicon-on-Sapphire (SOS) Test Structures. 
4.3.5 Four Inch Silicon-on-Sapphire (SOS) Wafer (Supplier D) 
4. 
source 
These devices were identical to the SOS structure described in Chapter 2, consisting 
of E-Mode n and p-channel MOSFETS fabricated on individual Si islands on an insulating 
sapphire substrate. Like the MOS devices described above, the transistors were constructed 
in arrays (in this case of six), consisting of three n-channel and three p-channel devices 
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(Fig. 4.14). While there was a common gate and source for all the devices on each array, the 
drains of individual devices could be probed independently. A protection circuit, consisting 
of two diodes was fabricated between the gate bond pad and the devices. Protection could 
easily be disabled, simply by leaving the Vu and V,, pads unconnected. 
4.3.6 Past History of Samples 
Some of the sample structures had previously been tested in order to characterise the 
fabrication processes. These tests measured such parameters as g. andVT, using voltages and 
currents of the magnitude expected during working life. These were non-destructive tests 
and, it may be assumed, did not stress the devices in any significant way. 
4.4 Summary 
This chapter has described the apparatus used for the practical work of the thesis. 
Techniques used to generate constant voltage, constant current, ramp voltage and 
ESD pulse stress have been outlined and characterised. 
2. The test samples used in the experiments have also been described. These include 
NMOS, CMOS and HMOS bulk Si transistor structures, MOS capacitors and silicon- 
on-sapphire devices. The devices were obtained from four different suppliers. 
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Chapter 5 
Experimental Procedures and Results 
5.1 Introduction 
This chapter presents a preliminary program of experiments, performed using the 
apparatus and test samples described in Chapter 4. MOS failure is examined over a wide 
range of experimental conditions, ranging from long-term oxide wearout to fast-pulse and 
ESD breakdown. The chapter does not cover all the experimental work of the project, but 
provides a foundation for the deeper diagnostic investigations which appear in Chapters Six, 
Seven and Eight. 
5.2 Electrostatic Discharge Experiments 
These experiments investigate the breakdown thresholds of the full range of MOS 
devices as functions of various parameters. The devices were stressed between their gate and 
substrate contacts using the AutoZap ESD apparatus described in Section 4.2.3.1. 
Devices were subjected to ascending ESD pulse sequences, starting at ±4V and 
ascending in steps of ±4V until breakdown was observed. This technique is hereafter termed 
the step test. Breakdown was detected in terms of the oxide's IN profile (which was 
measured after each pulse using the HP4145B parametric analyzer described in Section 
4.2.2.1): The device was subjected to a 0-10V voltage ramp (in the same polarity as the 
stress pulse), and any leakage current detected above the noise level (approximately lOOnA) 
was seen as an indication of breakdown. 
All oxides were stressed and monitored under room temperature and moderate 
illumination (see Table 4.1) using standard HBM circuit parameters (discharge capacitance 
C1=93.28pF and discharge resistance R2= 1.497KO) unless otherwise stated. The four-inch 
brass wafer chuck was used for all experiments except for those which required above-room- 
temperature conditions. 
This section begins by reporting the experiments used to verify the inter- and intra- 
wafer uniformity of the test structures. It then proceeds to examine the sensitivity of ESD 
breakdown to variations in device, size, temperature, illumination, C, and R2. 
101 
100 
80 
Room Temperature 
Moderot e Illumination 
Standard HBM ESD 
C 
A 
D 
B 
q) 
60 
0 
40 
*o 20 
0 
-20 
w 
-40 
NMOS D-Mode Transist( 
q) 
123456789 10 1112 123456789 10 1112 
A Horizontal Position BC Vertical Position D 
-------------------------------------------------------------------- CMOS n-Chonnel Transistor Arrays (Surmlier A) 
> 
4) 
0 
0 
ca 
0 
(n w 
60 
40 
ý0 1 20 
0 
'a 
o 20 lu Z (n -40 
a 0 Ld -60 
- Ftn 
12)406/8V 10 11 12 
C Vertical Position D 
Figure 5.1: Positional Dependence of ESD Breakdown Thresholds in NMOS and CMOS 
Transistor Arrays (measured using Step Test). 
5.2.1 Uniformity of Experimental Samples 
The first stage of the researc involved a characterisation of the wafers in terms of 
the uniformity of nominally identical test samples, selected from different geographical 
positions on different wafers. Fig. 5.1 shows positive and negative polarity breakdown 
thresholds of NMOS and CMOS transistor arrays, selected by scanning a wafer horizontally 
(A to B) and vertically (C to D). Since no systematic variation exists and the experimental 
scatter is small (coefficients of variation: 4.8% [pos. ], 10.2% [negj), the devices were 
considered to be roughly identical with minor statistical fluctuations. Fig. 5.2 compares 
breakdown thresholds of devices selected from different wafers, showing that the samples are 
again uniform (mean values: + 93.3/-43.3V [wafer 1], + 92.7/-46V [wafer 2] ý+ 97.33/-44V 
[wafer 3]. 
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Figs. 5.3 and 5.4 show the positional variation and inter-wafer variation for HMOS 
devices. Although no positional dependence was detected, the breakdown voltages of HMOS 
Wafer No. 2 were generally larger than those selected from Wafer No. 1. For this reason, all 
HMOS experiments reported in this thesis were performed using Wafer No. 1. 
Fig. 5-5 shows positional and inter-wafer variation in breakdown voltage for the MOS 
capacitor structures. The breakdown voltages clearly have a wide statistical variation, and 
a mean value which varies across wafer A. Breakdown voltages of Wafer B are also 
significantly lower than those of Wafer A, and Wafer B was also seen to contain a large 
number of pre-existing failures. 
Fig. 5.6 shows the positional variation of the silicon-on-sapphire breakdown voltage, 
which indicates approximate uniformity across the wafer. Since only one SOS wafer was 
available, no inter-wafer comparisons were possible. 
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5.2.2 Dimensional Dependence of ESD Breakdown 
The relationship between the ESD breakdown voltage and the gate area was examined 
for CMOS and NMOS devices. Fig. 5.7 shows positive and negative breakdown thresholds 
for both n and p-channel transistor arrays as a function of the total gate area. Each data point 
is the mean breakdown voltage of five identical structures. The experiment was repeated 
using NMOS E-Mode device structures and Fig. 5.8 shows the results. (Note: Breakdown 
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voltages are plotted against log(area) merely in order to aid the presentation). 
CMOS ESD breakdown appears to be largely insensitive to device size, although the 
positive thresholds are universally higher than their negative counterparts. The mean negative 
polarity threshold in NMOS devices appears to increase very slightly with area, although the 
total variation is less than the 4V measurement resolution. On the other hand, the positive 
polarity threshold varies by almost 35% across the measurement range. Although the 
variation is not monotonic, the smaller devices generally have smaller breakdown thresholds. 
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Figure 5.9: Temperature Dependence of ESD Breakdown in NMOS Transistor Arrays. 
5.2.3 Temperature Dependence of ESD Breakdown 
The ESD breakdown thresholds measured for NMOS transistor arrays at room 
temperature and 200*C are shown in Fig. 5.9. The positive polarity thresholds are clearly 
higher at the elevated temperature, although the negative thresholds remain largely 
unchanged. (nis temperature dependence of ESD breakdown is significant since it conflicts 
with the findings of earlier workers [1,2]. ) 
The same experiment was performed using CMOS p and n-channel transistor arrays, 
and the results are shown in Figs. 5.10 and 5.11 respectively. The positive polarity threshold 
is clearly temperature dependent, although to a lesser degree than in the NMOS structures. 
As with the NMOS devices, the negative polarity thresholds show no temperature sensitivity. 
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5.2.4 ESD Breakdown as a Function of Luminous Intensity 
I 
The room-temperature ESD breakdown thresholds of NMOS transistor arrays were 
measured under low, moderate and high illumination. Fig. 5.12 shows the results of these 
experiments. The negative polarity breakdown threshold is approximately constant and has 
a mean values of -44V under low illumination, -42.67V under moderate illumination and 
-44V under high illumination. However, the positive breakdown threshold was considerably 
greater under low illumination (mean value 372V) than under moderate illumination (mean 
value 73.33V) and high illumination (mean value 72.89V). 
NMOS Transistor Arrays (Supplier A) 
Oxide Area: 1353.45A M2, Oxide Thickness: 40nm, Room Temperature. 
E-Mode 
-60 - Low 4, Moderate High 
-50 Ilumin. 11 Illumin. Illumin. 
7,7, 
-40 
0 
-30 c i 
20 
23456789 
Sample Number 
600 Low Moderate High 
500 Klumin. Illumin. Plumin. 
400 
300 
0 ,a 200 
100 
all 
10 11 12 13 14 15 15 17 18 
Sample Number 
-60 
Unimplanted 
Low " Moderate High 
-50 Iflumin. 11 Nlurriin. Illurnin. 
7, 
2-40 
0 > 
c 
30 
0 10 -20 Z, -W 0% 
C13 10 
19 20 21 22 23 24 
Somple Number 
500 
Low Moderate 
-> 400 Illumin. Illumin. 
300 7, 
> 
9 200 0 
F 100 
MHI! r-. " ý r. -3! 1 
0 -du 
28 
0. - o 40 
9-30 
c 
20 
aj -10 
D-Mode 
5 26 27 
High 
600 
Illumin. S 500 
400 
Lo* 
Illumin 
> 300 
t High 6 M046" 'a 
V 200 v lllum; n. I Illumin. ; 01"/ 
100 
r73 
01 
CF-Yl 
4 A'r ýOCJ CAIF 41 Vrj 14A C)ý(_AVr,;, 'I VC_A fg; lilV(A T4 
30 31 32 33 44 35 36 46 47 48 49 50 51 
Sample Number Sample Number 
Figure 5.12: ESD Breakdown in NMOS Transistor Arrays as a Function of Luminosity. 
Figures 5.13,5.14 and 5.15 show the results of the same experiments performed 
using CMOS transistor arrays. These results show that the positive-polarity threshold is 
approximately constant and has a mean value of 59.6V at low illumination, 60V at moderate 
illumination and 58.4V under high illumination. The negative polarity thresholds of the n- 
channel structures also appear to be temperature insensitive, with mean values of -50.5V, 
-48.8V and -51-2V under low, medium and high illumination respectively. The only 
significant light-sensitivity appears in the p-channel structures under negative polarity 
conditions. The mean low-illumination threshold was - 136V, while the mean moderate and 
high illumination thresholds were -50AV and -48.8V respectively. 
109 
37 38 39 40 41 42 43 44 45 
Sample Number 
CMOS Transistor Arrays (Supplier A), 32nm Oxide, 305AM2 Cate Area. 
Low Illiminotion, Room Temperature. 
i 
0 
> 
C 
0 
0 
V 
IV P-Channel, Positive Polority. 
60 
50 
40 
30 
20 
0 
1111 
0234 
Sample Number Sample Number 
70 
Z, 60 
50 
ý0. P-Channel, NeqoWe Polority. 
)0. 
50. 
ao. 
30 
689 
4) Z v. 
40 
e` 
V 
C, 
0 
0 
V 
> 40 
30 
20 
10 
0 
m 
Sample Number Sample Number 
Figure 8.13: ESD Breakdown Thresholds of CMOS P-Channel Transistor Arrays under 
Low Illumination. 
CMOS Transistor Arrays (Supplier A). 32nm Oxide. 305Am2 Cate Area. 
Moderate Illumination. Room Temperature. 
70 
60 
40 
30 
20 
0 
0 
/ 
hannel. Positive Polarity. 
ý; 
v= m VA 
2 
Sample Number 
v 47-5 
-S 54 
C 
N-Channel. Positive Polority. 
12 13 14 15 
w 
i 
0 el 
P-Chdannel. Negotive Polority. 
so 
50 
40 
30 
20. 
10.1 
0,1 
67ä 10 
0. 
.Y 
0 'o ,f 
70 - 
ZIOMPIS NUMber 
60 
N-Channet, Nogotive Pol(wity 
50 
40 
30 
20 
io 
ON 
II 11 
16 17 18 19 20 
Sample Number Sample Number 
Figure 5.14: ESD Breakdown Of CMOS N-Channel Transistor Arrays under Moderate 
Illumination. 
110 
CMOS Transistor Arrays (Supplier A), 32nm Oxide, 305AM2 Cate Area. 
High Illumination. Room Temperature. 
E 
to 
V 
0 
> 
C 
C 
V 
2 
0 
> 
C 
a 
70 
60 
50 
> 40 
30 
'1120 
Sample Number 
I N-Channel. Positive Polority. 
lo 
U40 V422 LZA' 
12 13 14 Is 
1 
4h 
E 
Somple Number 
ru 
50 
N-Chonnel. Negative Pokrity. 
50 
to 
30 
2010 
11 lu 
0 
41 
Sample Number Sample Number 
Figure 5.15: ESD Breakdown in CMOS N-Channel Transistor Arrays under High 
illumination. 
HMOS Transistor Arrays (Supplier B) 
Negative Polarity Positive Polarity 
70 
60 
50 a. 
40 
30 
20 
10 
II Low I Moderate High 
Illumination 'I Illumination Illumination 
i K; ýl [ý'J lkýd to b. ýd nA 
3456 10 11 12 13 14 15 
1000 
100 
0 
> 
.x 
I 
Low 
Illumination High 
Illumination 
Moderate 
Illumination 
10 
D04 
34567aa in ii 
Somple Number Somple Number 
(Room Temperature) 
Figure 5.16: ESD breakdown thresholds in HMOS devices under low, medium and high 
illumination. 
Fig. 5.16 shows the ESD breakdown thresholds of HMOS transistor arrays measured 
at room temperature under low, moderate and high illumination conditions. The results are 
clearly in qualitative agreement with the NMOS results of Fig. 5.12. 
Fig. 5.17(a) shows the positive and negative polarity breakdown thresholds of silicon- 
ill 
on-sapphire transistor arrays measured under low, moderate and high illumination conditions. 
(Since no substrate contact existed on the SOS wafers, the devices were stressed between the 
gate and source terminals. ) While the positive threshold is fairly consistent, the negative 
threshold appears to decrease with increasing illumination, and also shows a significant 
statistical scatter. Fig. 5.17(b) shows the mean breakdown thresholds plotted against the 
illumination level, together with error bars to indicate ±1 standard deviation. Since all the 
negative polarity error bars overlap, it is possible that the apparent trend in the negative data 
is merely an illusion caused by the statistical fluctuations. 
50 
40 
30 
20 
10 
0 
Silicon -on -Sapphire Transistor Arrays (Supplier D) 
(a) Breakdown thresholds (b) Statistical analysis 
l 7j ý IN 
DI 
DQ 
DQ 
DQ 
D-0 
D-3 
Da 
123456789 10 11 12 13 14 15 16 17 18 
S-40 
V 
0 
. -30 
-20 
- 10 
0 
Sample Number 
1" 
II 
I H 1iinni 
50 
V 
40 
c" 
30 
'1 13456789 10 11 12 13 14 15 16 17 18 
Sample Number 
Room Temperature 
V171 Low Illumination 
EM Moderate IlluminoVion 
Standard HE3M M High Illumination 
I Error bars indicate +/- one standard deviation. I 
Positive polarity 
Negative polarity 
20 
Low Medium High 
Illumination Level 
fligure 5.17: ESD breakdown thresholds in SOS devices under low, medium and high 
illumination. 
112 
5.2.5 ESD Breakdown as a Function of Discharge Capacitance 
The room-temperature ESD breakdown thresholds of NMOS transistor arrays were 
measured using different values of discharge (or 'body') capacitance C, ranging between 
3.24pF and 4.377nF. Fig. 5.18 shows the resulting breakdown thresholds plotted against 
log(CI). (Note: Breakdown thresholds are plotted against log(capacitance) rather than 
capacitance merely in order to aid the presentation). The data points indicate that the 
breakdown voltage magnitude decreases with increasing C1, in accordance with the results 
of other workers [3,4]. The results also suggest saturation of Vbd for very large and very 
small capacitances. 
The same experiment was performed using CMOS p-channel and n-channel transistor 
arrays and the results are shown in Figs. 5.19 and 5.20. (The curves superimposed on these 
graphs indicate the data trends. ) The graphs show similar features to the NMOS data, ie. Vbd 
decreasing with increasing C, and saturating at low and high capacitances. The saturation at 
low C, is more obvious in the positive polarity data (Fig. 5.19) than in the negative polarity 
results (Fig. 5.20). 
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5.2.6 ESD Breakdown as a Function of Discharge Resistance 
The room-temperature ESD breakdown thresholds of NMOS transistor arrays were 
measured using different values of discharge (or 'body') resistance R2ranging between 4.67(l 
and 9.521MO. Fig. 5.21 shows the resulting breakdown voltage thresholds plotted against 
log(R). (Note: Breakdown voltages are plotted against log(R2) rather than R2merely in order 
to aid presentation. ) For R2< 100KO the breakdown voltages are approximately constant, in 
agreement with earlier studies [4]. Above 100KII however, the breakdown voltage magnitude 
increases rapidly with log(RD. 
The same experiments were performed using CMOS p-channel and n-channel 
transistor arrays and the results are shown in Figs. 5.22 and 5.23. The curves superimposed 
on the graphs indicate the data trends. The results are qualitatively similar to the NMOS data 
of Fig. 5.21, although statistical scatter appears to be greater in the CMOS results. 
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4.2.7 Conclusions 
The experiments described above represent a sYstematic investigation of ESD 
breakdown behaviour in MOS oxides. The study began by verifying the sample uniformity 
and proceeded to investigate the effects of varying each adjustable parameter. Although most 
of the devices showed good uniformity, the MOS capacitor structures from Supplier C 
showed a wide statistical scatter and were therefore excluded from the latter part of the 
study. 
Many of the experiments, principally the temperature and illumination dependent 
tests, were not really intended to simulate real life conditions (devices are usually enclosed 
in light-proof packages and are unlikely to encounter human bodies at 200"C). These 
experiments were intended to investigate the mechanisms governing ESD breakdown, rather 
than to reproduce actual stress conditions. The significance of the results is examined in 
Chapter 
5.3 Ramp Voltage Experiments 
The ramp voltage test is probably the oldest technique used to examine dielectric 
breakdown and has been used by numerous authors [e. g. 8]. Although the voltage is usually 
increased linearly with time, the voltage 'ramps' used in the current work do in fact follow 
a i-er law. However, the techniques used to analyze the data (Section 6.5) are independent 
of the voltage waveshape. The following sections report the raw data only, the interpretation 
of the results being postponed to Chapter 6. 
5.3.1 Negative Polarity 
Negative polarity voltage-ramp experiments were performed using sixteen unimplanted 
NMOS capacitor structures (see Section 4.3.1), which were labelled Cap- I to Cap. 16 for 
identification. The apparatus described in Section 4.2.3.3 supplied negative-polarity voltage 
ramp waveforms, with ramp-rates (dV/dt) of -10, -100, -1000 and '-10,000 kV/sec. The 
voltage and current signals M and Vb) were captured on the HP541 1 1D digital oscilloscope 
and downloaded to the Walters 286 computer for storage and analysis. Four capacitors were 
stressed at each ramp-rate, two at room temperature and two at 140T. Figs. 5.24 and 5.25 
show the resulting waveforms. 
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Figure 5.24: Waveforms for 10 and 10OV/ms ramp experiments. 
5.3.2 Positive Polarity 
Positive polarity voltage-ramp experiments were performed using four NMOS 
capacitor structures, of which two were unimplanted (Caps. 17 and 18) and two were E-Mode 
(caps. 19 and 20). All four structures were subjected to +lOOkV/sec voltage ramp 
waveforms. The resulting waveforms are shown in Fig. 5.26. 
5.4 Constant Voltage Experiments 
These experiments investigate the time-dependent nature of breakdown in oxides 
subjected to constant voltage stress. The techniques used are described in Section 4.2.3.2. 
NMOS transistor arrays (Section 4.3.1) were stressed between gate and substrate, using a 
negative gate polarity in order to drive both oxide surfaces into accumulation (such that as 
much of the applied voltage as possible was dropped across the oxide). The experiments are 
summarised in the following sections: 
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5.4.1 Temperature and Dimensional Dependencies 
Constant voltage breakdown was studied as a function of device size and wafer 
temperature. The times-to-breakdown (tbd) of one hundred and two NMOS transistor arrays 
under constant -37V gate potential were measured at temperatures between 30*C and 20011C 
(all under moderate illumination). The test structures were depletion-mode and had gate areas 
of 1353 _ ktO, 
3944 
, 
jiO and 5901 
_. 
AO. The 'medium time-scale' technique (Section 
4.2.3.2) was employed throughout the experiments and the test structures were selected from 
random positions across the wafer area. 
Fig. 5.27(a) shows all 102 data points plotted in the 'Arrhenius' mode, (ie. log(tbJ vs. 
l/T where T is in Kelvin) while Fig. 5.27(b) shows the mean and mean±3a values for log(tbd) 
across the whole temperature range. Since Fig. 5.27(b) shows no evidence of any dimensional 
dependence, the results were treated as a single data set. Although a wide statistical variation 
exists between devices, the general trend suggests an increasing breakdown time with 
increasing temperature. According to the Arrhenius equation (see Section 3.3.5), log(to 
should be a linear function of I/T. Linear regression analysis [5] gives an optimum straight- 
line fit of log(tbd)=3.9159-1577.88/T (47.77% correlation coefficient, significant for 99% 
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Figure 5.26: Results of positive polarity ramp voltage experiments. 
confidence level)v implying a negative activation energy E. =-0.3133eV. This seriously 
conflicts with the results of other workers [e. g. 6] and shall be discussed more fully in 
Chapter 6. 
5.4.2 Illumination Dependence 
The sensitivity of constant-voltage breakdown to illumination was experimentally 
investigated. The values of tbdfor identical NMOS D-mode transistor arrays under a constant 
-36V gate voltage were measured under low, medium and high illumination. Eight devices 
were tested at each illumination level. The 'medium time-scale' technique (Section 4.2.3.2) 
was employed and all measurements were performed at room temperature. The devices were 
selected from random positions across the wafer area. Fig. 5.28 shows the data, together with 
the mean and mean±3or values of log(tbj for the three illumination levels. These results 
indicate that no significant illumination dependence exists. 
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5.4.3 Doping Dependence 
The relationship between constant voltage breakdown and silicon surface doping was 
experimentally examined. Values of tdwere measured for NMOS E-mode (pl-doped), 
unimplanted (p-doped) and D-mode (n-doped) transistor arrays of identical dimensions. The 
devices were subjected to -36V gate stress, under moderate illumination and room 
temperature, using the 'long time-scale' technique (see Section 4.2.3.2). Fig. 5.29 shows the 
data,, together with the mean and mean±3a values of log(tbd)for the three doping conditions. 
These results indicate that the mean value of log(tbd) is not dependent upon the Si surface 
doping. 
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Figure 5.29: Comparative study of constant-voltage breakdown in dimensionally identical 
(gate area: 1353.45pO, gate oxide thickness: 40nm) E-mode, D-mode and unimplanted 
transistor arrays. 
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5.4.4 Electric Field Dependence 
Constant voltage breakdown was examined as a function of the applied electric field. 
Values of tbdwere measured for NMOS E-mode transistor arrays under constant gate voltages 
between -34 and -46V. All three techniques of Section 4.2.3.2 were employed, allowing tt, 
to be measured over more than ten orders of magnitude. Since the dimensional independence 
was established in Section 5.4.1, the devices were selected at random, irrespective of their 
gate areas. Fig. 5.30 shows the results, with log&) plotted against the applied field. 
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5.5 Constant Current Injection Experiments 
Constant current stress was generated using the HP4145B parametric analyzer in 
constant-current mode (see Section 4.2.3.4) and injected into the MOSFET gate oxides under 
the Fowler-Nordheim mechanism [7]. Constant current breakdown was characterised in terms 
of the injected charge-to-breakdown Qd = I. tbd. As with the constant voltage experiments, 
the transistor gates were stressed negatively with respect to the substrate. 
5.5.1 Dimensional Dependence 
Constant cuffent charge-to-breakdown was investigated as a function of the device 
gate area. A constant current of 0.5yA was injected into E-Mode NMOS transistor arrays 
with gate areas ranging between 1353.45 and 6831.3lAm'. Fig. 5.31 shows the results plotted 
as log(QbD against log(Area). The least-square linear fit with near-unity slope indicates that 
the areal injected-charge density Qbd/Area (rather than the absolute charge W is the critical 
parameter. This adds weight to the long-held belief that wearout is driven by the current, 
injected homogeneously across the oxide area [8]. 
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a Slope = 0.805 
5.5.2 Current Dependence 
Constant current charge-to-breakdown was studied as a function of the injection 
current. Currents ranging between lptA and 60pA were injected into identical NMOS E- 
Mode transistor arrays under moderate illumination and room temperature. Fig. 5.32 shows 
the results plotted as log(Qbd) vs. log(l). Below 251AA, Qw decreases slowly with increasing 
current while above 251AA it falls dramatically. These regions clearly correspond to the 
'ductile' and 'brittle' failure modes identified by Wolters et al. [8], while 251AA represents 
the 'critical' current Ic, (see Fig. 3.8 in Chapter Three). 
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Figure 5.32: Constant current charge-to-breakdown as a function of current. 
5.6 Summary 
The uniformity of the experimental samples was studied in terms of their ESD 
breakdown thresholds. Tests were performed on the full range of experimental 
samples described in Chapter 4 (i. e. NMOS, CMOS, HMOS, MOS Capacitors & 
SOS). With the exception of the wide-area capacitor structures (Supplier Q, the 
breakdown voltages were found to be reasonably consistent between wafers and 
between different positions on the wafers. 
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2. The relationship between ESD breakdown voltage and gate-oxide area in NMOS and 
CMOS devices was investigated. Although the negative polarity breakdown voltage 
remains constant, the NMOS positive polarity threshold is generally larger in the 
larger area devices. 
3. ESD breakdown was investigated as a function of wafer temperature. Although the 
negative polarity breakdown voltages are temperature insensitive, the positive polarity 
thresholds increase with increasing temperature. 
4. ESD breakdown was studied as a function of luminous intensity. In both NMOS and 
HMOS devices, the negative polarity breakdown voltages are light-insensitive. 
However, the positive polarity thresholds are considerably larger under low 
illumination than under moderate and high illumination. The reverse situation exists 
in CMOS devices, the positive threshold being light insensitive and the negative 
threshold increasing rapidly as illumination falls. ESD breakdown in SOS transistor 
arrays showed no light sensitivity whatsoever. 
5. The sensitivity of ESD breakdown to the 'discharge' or 'body' capacitance C, was 
experimentally studied. The breakdown voltage magnitude generally decreased with 
increasing C1, saturating towards constant values at low and high capacitance. 
6. The sensitivity of ESD breakdown to the 'discharge' or 'body' resistance R2 was 
experimentally studied. The breakdown voltage magnitude remained approximately 
constant for R2< 100KQ and increased rapidly for R2: ý'100KQ. 
7. Breakdown of NMOS capacitor structures under ramp-voltage stress was investigated. 
Negative polarity breakdown was studied as a function of the ramp rate (dVIdt) and 
wafer temperature in unimplanted capacitor structures. Positive-polarity ramp 
breakdown was examined in NMOS unimplanted and D-Mode devices. The resulting 
waveforms were recorded for later analysis. 
8. Constant-voltage oxide breakdown was studied in NMOS transistor array structures. 
Time-to-Breakdown tbd was found not to depend on device size, illumination or wafer 
temperature. However, tbd was found to be a strong function of electric field, varying 
over ten orders of magnitude between 8.4 and 11.6MV/cm. 
9. Constant-current oxide breakdown in NMOS transistor and capacitor structures was 
studied as a function of device size. The injected charge-to-breakdown Qbd for a given 
current is approximately proportional to gate area, suggesting that the areal charge 
density and injection current density are the dominant parameters. 
10. Constant-current oxide breakdown was examined as a function of the injection 
current. The resulting log(Qbd) vs. log(I) curve exhibits the same brittle/ductile 
transition identified by Wolters et al. [6]. 
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Chapter 6 
Discussions and Further Experiments 
6.1 Introduction 
This chapter analyses the initial experimental data presented in Chapter 5. The 
following discussion, together with further diagnostic investigations, leads to the development 
of a qualitative model of oxide dielectric breakdown. This model allows all the observed 
breakdown results (ESD, constant voltage, ramp voltage, constant current) to be explained 
in terms of a single set of physical mechanisms. This model is quantitatively developed in 
Chapter 7, where the resulting equations are compared with the experimental data. 
6.2 Qualification of the ESD Data 
This section presents a critical analysis of the experimental methods used for the ESD 
breakdown experiments of Chapter 5. The results of this analysis allow the data to be 
correctly interpreted later in this chapter. The results also permit the formulation of an 'ideal' 
ESD test system, with which future experiments may be performed. 
6.2.1 AutoZap Voltage Resolution 
In the step-test (see Section 5.2), the AutoZap ESD generator is programmed to 
produce a sequence of pulses, beginning at ±4V and ascending in magnitude in steps of 4V 
until breakdown is detected. The magnitude of the final pulse is then recorded as the device's 
breakdown strength. A device which breaks down under the twelfth pulse is therefore 
recorded as having a breakdown threshold of 12 x 4V = 48V, although its 'actual' 
breakdown threshold may lie anywhere between 44V and 48V. Hence a 4V measurement 
error exists throughout the ESD data of Chapter 5. 
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6.2.2 Analysis of the Breakdown Criterion 
9 
The breakdown criterion employed in Chapter 5 was that of Heimann [1], which 
defines a failed oxide as one which passes a high current at a low voltage, after being 
subjected to a high voltage stress. The validity of Heimann's criterion was examined by 
observing the post-breakdown characteristics of various MOS structures: 
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6.2.2.1 NMOS and HMOS Devices 
Fig. 6.1 shows the post breakdown gate current I. vs. gate/substratevoltageVbcurves 
of NMOS and HMOS transistor arrays. (No significant variation was found to exist between 
the characteristics of E-mode, D-mode and unimplanted structures. ) The characteristics may 
be understood by viewing the failed oxide as a short circuit, connecting the n+-type gate 
structure to the p-type substrate and forming a p-n junction. This short-circuit is probably 
formed by a filament of gate material, diffusing through the ruptured oxide during breakdown 
(Fig. 6.2). The p-n junction becomes forward biased under a negative gate voltage, causing 
the large negative currents observed in Fig. 6.1. Under a positive voltage the junction is 
reverse-biased, allowing only a small leakage current to flow at voltages below the depletion- 
layer avalanche threshold V., This current depends upon the rate of electron-hole pair 
generation in the depletion layer and is therefore a strong function of luminous intensity 
(Fig. 6.1) and temperature (Fig. 6.3). Fig. 6.1 shows that the current is practically undetectable 
under low illumination conditions, and hence the positive polarity breakdown fails to register 
unless the silicon undergoes the characteristic 'softening' described below. 
'Softening' is characterised by a power-law current/voltage dependence (I ocVn where 
n=constant) at voltages below the silicon avalanche threshold. This behaviour may be 
associated with foreign metal precipitates [2] and/or thermally-induced structural damage [3]. 
Pig. 6.4 shows the softening of the positive-polarity curve induced by a lkV ESD pulse, 
compared with the unsoftened characteristic associated with a 64V pulse. It seems probable 
that the dissipation of the high electrostatic pulse energy causes localised Joule heating in the 
junction region. This raises the silicon to a temperature close to its melting point (1415"C 
[4]), causing structural fatigue and the subsequent generation of defect centres. These defects 
+1 kV +68V ESD ESD 
r. oom temp., low 1.1 [U. M. 
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support Zener-type transitions in the space-charge region, creating a large electron-hole 
generation current which flows even under zero illumination [3]. (These centres may also 
affect the silicon impact ionisation coefficient, causing the reduction of V,, from 30V to 25V 
observed in Fig. 6.4 [31. ) 
Hence the extremely large breakdown thresholds measured for NMOS and HMOS 
devices under positive polarity low-illumination conditions (Figs. 5.12 and 5.16) may 
correspond to junction softening rather than to the oxide breakdown criteria, and must 
therefore be regarded as spurious. 
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6.2.2.2 CMOS Devices 
Fig. 6.5 shows the post6breakdown IN characteristics of CMOS n- and p-channel 
transistor arrays. These curves are fundamentally different from those of Fig. 6.1 and the 
following theory is proposed to explain their behaviour: 
it is first necessary to consider the structure of the CMOS devices, which are 
fabricated on n-type wafers into which p-type 'tubs' or 'wells' are diffused (see Section 
2.5.1.2). Since all the devices are enhancement-mode, the p-channel transistors are fabricated 
upon the n-substrate while the n-channel devices appear on the p-wells. Viewed between gate 
and substrate, the n-channel transistor appears as two p-n junctions, one consisting of the n+- 
gate/p-well contact and the other consisting of the p-well/n-substrate junction. Since a 
positive gate potential forward biases the gate/well junction and reverse biases the 
well/substrate junction, the structure presents an open-circuit to low positive gate stress. 
Above approximately +4V, the depletion layers of the two junctions overlap causing 
. 00 
131 
punchthrough, and the structure conducts a large forward current. If the polarity is reversed, 
the gate/well junction becomes forward biased and the well/substrate junction becomes 
reverse biased; The punch-through voltage of this combination is larger than in the positive 
polarity case and no conduction is detected below -20V. Hence a reverse current can only 
be caused by electron-hole generation, which may be supported thermally, optically (see the 
4moderate Illumination' curve in Fig. 6.5) or by Zener tunnelling in a 'softened' junction 
(Section 6.2.2.1). 
In the p-channel devices, a damaged oxide creates a short-circuit between the n+ gate 
and the n-type substrate. A positive gate potential therefore allows a large positive gate 
current to flow to the substrate. However, a negative gate voltage induces a p-type inversion 
layer beneath the oxide, which behaves in an identical manner to the p-well in the n-channel 
structure described above. (This behaviour has been previously observed and modelled by 
Soden et al. [5] and Syrzycki [6]. ) The damaged p-channel CMOS structure therefore 
displays a similar characteristic to its n-channel counterpart. 
Thus the NMOS/HMOS situation is reversed in the CMOS structures, positive 
conduction occurring under all illumination conditions and negative conduction requiring 
optical stimulation or junction softening. The large breakdown thresholds measured under 
low-illumination negative-polarity conditions (see Fig. 5.13) must therefore correspond to 
softening voltages and are therefore spurious in terms of oxide breakdown. 
6.2.2.3 SOS Devices 
Fig. 6.6 shows the post-breakdown characteristics of an SOS transistor array, 
measured between gate and common-source. These curves were insensitive to illumination. 
Since the connections to the oxide are made via the heavily doped gate and source diffusions, 
no reverse-biased junctions appear in series with the oxide, and the device conducts in both 
polarities. Hence none of the SOS breakdown thresholds are spurious. 
6.2.3 Cumulative Damage 
Another possible source of inaccuracy in the ESD experiments is the sub-critical 
damage inflicted by the pulses prior to breakdown. It is possible that these pulses may 
weaken the oxide, causing it to fail at a voltage lower than its inherent breakdown strength. 
This hypothesis was tested by repeated ESD pulsing at a given voltage, recording the number 
of pulses ndrequired for breakdown. Fig. 6.7 shows the results of this study which indicate 
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Figure 6.7: Results of Sequential ESD Pulse Experiment. 
that nddecreases very rapidly with increasing pulse voltage. At voltages only 4V below the 
breakdown thresholdo over 25 pulses are needed to cause failure, indicating that the 
cumulative sub-critical damage is only slight. The data of Chapter 5 can therefore be 
regarded as a valid representation of the inherent breakdown properties of the oxides, subject 
to the 4V resolution (Section 4.2.1). 
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6.2.4 Ideal Test System 
These investigations allow the formulation of the following 'ideal' test strategy: The 
devices should be stressed in total darkness (simulating the conditions experienced by a 
packaged i. c. ) and tested for breakdown under strong illumination. The switch from low to 
high illumination should be performed using a hand-operated shutter or an L. C. D. screen, 
covering and exposing the light source. This system is preferable to an electromechanical 
mechanism, which may introduce electromagnetic interference. Post-breakdown 
characteristics should also be measured in both polarities, using voltages in the range -20V 
to +20V (or a narrower range for oxides significantly thinner than 40nm). 
6.3 Analysis of ESD Results 
6.3.1 Breakdown as a Function of Illumination 
In view of the errors introduced into the ESD threshold experiment under low 
illumination, further experiments were performed in order to determine whether or not a 
luminosity dependence really does exist for positive polarity NMOS breakdown. These 
experiments were conducted similarly to those of Chapter 5, using a 4V resolution pulse 
sequence and testing for breakdown after each pulse. However, breakdown was detected in 
terms of the negative post-breakdown characteristic, which Fig. 6.1 shows to be open-circuit 
under all illumination conditions. Fig. 6.8 shows the results, which indicate that the mean 
value of Vbdfalls with increasing luminous intensity. Increased illumination also produces a 
less well defined breakdown voltage. This latter property (which is illustrated by the increase 
in the coefficient of variation with increasing illumination) is explained later in this chapter. 
6.3.2 Breakdown as a Function of Temperature 
While the NMOS and CMOS results in Chapter 5 indicate temperature insensitive 
negative polarity breakdown, the positive polarity thresholds increase perceptibly with 
temperature. Since the silicon avalanche threshold also increases with temperature [7], this 
observation adds credence to Amerasekera & Campbell's depletion-layer avalanche model 
for positive polarity breakdown [8]. (This theory is briefly outlined in Chapter 3. ) The 
increase in Vv with temperature is also obvious from Fig. 6.3. 
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6.3.3 Breakdown as a Function of Device Size 
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Figs. 5.7 and 5.8 show that while the CMOS positive and negative polarity breakdown 
thresholds have no significant dimensional dependence, the positive polarity NMOS threshold 
is highly sensitive to gate area. T'he breakdown voltage threshold is generally smaller for the 
smaller devices (although the variation is not entirely monotonic). 17his may be explained in 
terms of the depledon-laycr avalanche theory [8] outlined in Section 3.3.7. According to 
several workers [9,10], the depletion layer in a wide area MOS capacitor with a lightly doped 
substrate (N. <I 017cm-3) is flat in the centre of the device area and rounded at the device 
edges (Fig. 6.9(i)). Avalanche breakdown therefore occurs at the rounded edges, where the 
electric fields are at their highest. 
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However, if the device size is reduced such that its dimensions are of the same order 
of magnitude as the depletion layer width NV4 (-314m), the flat area in the capacitor centre 
disappears and the entire depletion layer is forced into a dome-like structure (Fig. 6.9(ii)). 
This greater degree of rounding might possibly increase the electric field per unit voltage, 
causing the avalanche voltage to fall. 7"hus the positive-polarity breakdown voltage decreases 
with decreasing dimensions. Although this explanation accounts for the observed data, it still 
needs to be vcrified by a numerical simulation of the depletion layer field system before it 
can be regarded as theoredcally sound. 
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Figure 6.9: Schematic field distributions in wide and narrow depletion layers. 
6.3.4 Breakdown as a Function of C, and 
R2 
The ESD experiments of Chapter 5 all employ variations of the human body model 
(or HBM) in which a charged capacitor C, is discharged through a resistance R2 into the 
device under test. However, capacitance and resistance variations in this model allow other 
forms of ESD to be simulated. This is shown schematically in Fig. 6.10. 
Consider the voltage V(t) across discharge capacitance, which is given by 
t 
VW - vo -f I(t) dt cl + CZ 0 
6(1) 
where I(t) is the displacement current flowing from (C, +Cj. As Cj--*00, the latter term in 
Eqn. 6(1) tends to zero and the system takes on the qualifies of a constant voltage source VO. 
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This can be regarded as a simulation of continuous (EOS) voltage stress. 
Conversely if CI-90 then the pulse charge is limited to the small stray capacitance C. 
15pF) of the discharge module, simulating the low-capacitance conditions associated with 
the charged-devicc model (CMI). (In this latter case however, the correspondence is less 
direct since the finite pulse charge C. VO is re-distributed between C, and C, during the pulse, 
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reducing the effective pulse magnitude to a value well below V0. ) 
Fig. 6.11 shows the N1ý10S variable-capacitance data reproduced from Section 5.2.5, 
indicating the saturation of the break-down voltages at low and high values of C1, 
corresponding to the 'Quazi-CDM' and 'EOS' situations. These results bear a close 
correspondence with those of Maeda & NVada [11], which show the breakdown voltage 
saturating towards its 'intrinsic' value for Cj> 10OOpF. 
Further forms of ESD are simulated by the resistance-dependent data (Section 5.2.6). 
A 'quazi-machine model' (hihi) situation is clearly produced as R2 tends toward 
zero (the 'true' machine model circuit contains C, =200pF [see Section 3.2.2]). Conversely, 
if Rj--P00 (open circuit) then the pulse can only be transmitted to the D. U. T. via the stray 
capacitance C2. In this latter case, the experiment simulates the field-induced model (FIM) 
type ESD described in Section 3.2.2. Fig. 6.12 shows Vb4vs. log(RD data for resistances up 
to IGO, compared with the breakdown voltage thresholds measured with R2removed from 
the circuit (FIM simulation). Although there are significant statistical variations between 
devices, the curves show some evidence of saturation towards the 'FIM' limit as R2exceeds 
I00M0. Ile breakdown voltages in the 'machine model' limit (R: r-b-0) are practically 
identical to those Measured under HBM (C2= 100pF9 R2= 1.5KO) conditions and the effects 
of R2 upon Vw are insignificant for values of R2 below I00KO. These results therefore 
demonstrate the limits of the rcsistance-indepcndent breakdown observed by Maeda & Wada 
[11] for discharge resistances in the range 0< R2 < 10KO. 
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6.4 Analysis of Constant Voltage and Current Data 
The constant voltage data of Section 5.4.4 (reproduced in Fig. 6.13[a]) can clearly be 
divided into three domains, denoted 1,11 and 111. These domains correspond to long, medium 
and short time-scales respectively, and have their respective boundaries at approximately Is 
and 100jus. Fig. 6.13(b) shows two data sets reproduced from other workers (Fong & Hu [12] 
and Chen & Hu [131), showing the presence of same three domains. (Note: although the 
JI/111 boundary in Fig. 6.13(b) is obvious, the 1/11 boundary is characterised by only a very 
slight change in slope). The following sections examine the physical mechanisms involved 
in each region. 
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Figure 6.13: (a) Constant voltage tb4 vs. F data from Chapter 5, compared with (b) data 
reproduced from other workers. Data in graph (b) was produced using l0nm oxide MOS 
capacitors (N =Chen ct al [131, +=Fong & Hu [12). 
6.4.1 Region HI (Short Time-Scale) 
While the breakdown time falls rapidly with increasing field in Region II, Region III 
is characterised by a slowly saturating tw. Since dielectric break-down is believed to be linked 
to Fowler-Nordheim tunnelling [eg. 141, it seems possible that the high-field saturation oftbd 
is associated with some transient tunnelling phenomenon occurring over short time-scales. 
It is the purpose of this section to explore this hypothesis, both experimentally and 
theoretically. 
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6.4.1.1 Fast Transient Tunnelling Experiments 
Under fast transient voltage stress, the tunnelling current J,,, may be several orders 
of magnitude smaller than the displacement current coc,. AF/dt. It is therefore very difficult 
to observe J.,, using standard techniques. For this reason, a specific experiment was devised 
which focuses on short time-scale tunnelling. Fig. 6.14(a) shows the apparatus used in this 
experiment and Fig. 6.14(b) shows the equivalent circuit for the apparatus. In this equivalent 
circuit, Ce and Tý are intentional circuit elements, R., is the resistance of the oscilloscope 
voltage probeand C. represents the total capacitance appearing in parallel with the oxide 
(including the capacitances of the oxide and the oscilloscope probe, together with the 
parasitic capacitances of the connecting leads). 7le resistancelZdis included in order to damp 
down the inductive voltage spike which otherwise occurs at the leading edge of the 
waveform. 
The operation of the circuit is as follows: As the relay is closed, a voltage transient 
is applied to the potential divider consisting of C, and C.. Hence (after a short rise-time 
cc 
. 
Relay* R c 
iom 
D. U. T. 
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associated with Rd) a voltage V,, =VOCý(Cc+C,. ) appears across the device-under-test. If 
the potential divider associated with Rc and R,, is adjusted such that R,, /Rp, = Cp. ]C, then 
charge leakage from C. via N, is exactly replenished by the current in P, and V. x remains 
constant. However, if a tunnelling path opens across the oxide then this equilibrium is 
disturbed and V., decays with time. The V.. (t) profile is captured on the digital oscilloscope 
and downloaded to the Walters 286 computer. 
7be waveform of Fig. 6.14(c) shows that the voltage decay (and hence the tunnelling 
current) begins only after a finite time delay td after the application of the voltage. Similar 
values of t, 1 were obtained by repeatedly pulsing the same device, showing that the processes 
active during t4 are reversed when the field is removed. Further experiments showed that td 
decreases with increasing oxide field and typical waveforms are shown in Fig. 6.15. Fig. 6.16 
shows the td vs. field data from Fig. 6.15 superimposed on the log(Q vs. field curve 
reproduced from Fig. 6.13(a). 7le latter diagram shows that the td and thd data correlate 
closely in Region III, suggesting that Region III failure is largely governed by the tunnelling 
time-dclay mechanism. 
Additional results show that td is not significantly affected by variations in temperature 
(Fig. 6.17) and luminous intensity (Fig. 6.18). A theoretical analysis of the mechanisms which 
may be responsible for the tunnelling time delay is presented in the following section. 
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6.4.1.2 11corctical Analysis or Tunnelling Tune Delay 
Several theories were developed in order to explain the time delay tý, all of which are 
described and analyzed below: 
7heory 1: tj is Governed by the Transit Dne of Electrons in the Tunnelling Barrier. 
According to de Moura et al. [151, the transit time of an electron in a barrier is given 
by the integral of the electron wavcfunction divided by the tunnelling electron flux. For the 
case of a rectangular barricr, the tunnelling time AT, is given by 
AT . 
Mox. K. Ax. I ML K. 
[ 1+II 
sinh (2 QAX) 6(2) 8 -ilh Q 
[K2 
Q, 41h QQ2K2 
where 
2mL(V - E) 'LE K= 
ýM" 
F112 
and V is the barrier height, E is the energy of 
the tunnelling electron, Ax is the barrier 
thickness and M, * is the effective mass of an 
electron in SiO2. A triangular barrier, such as 
that experienced in an MOS structure, can be 
approximated by stacking a large number n of 
rectangular barriers in series (Fig. 6.19), and 
summing the transit times, i. e. 
A 
6(4) 
6(3) 
NK 
)L--A-JL--Jl 
--- 
IL 
1.0- 
&x ý- tx 
x +ve 
0 -qFx 
Figure 6.19: Resolution of triangular 
Fowlcr-Nordheim barrier into finite 
rectangular barriers. 
Although this approximation is very crude (it 
assumes that AT, (x, &x), it should be adequate for order-of-magnitude calculations. The 
calculation was performed for a Fowler-Nordhcim barrier under lOMV/crn field. The barrier 
was divided into one hundred 0.0315nm thick rectangular slices, varying uniformly in height 
from 3.15eV to zero across 2.15nm. Ile effective mass rn.. * was set at 0.5mo [101 and the 
tunnelling electron energy was set at the mean thermal energy 1.5kT. The resulting value of 
T, was found to be 1.921.1 (P seconds, which is clearly many orders of magnitude smaller 
c f 
E- I. SkT 
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than t,,. Thus a quantum-mechanical explanation of the tunnelling time delay can be 
eliminated. 
7heory 2: td is Governed by the Response Rate of Surface Carriers. 
A second possible explanation for the time delay is that td is associated with the 
response time of electrons at the PolySi-Si% interface. Since in a p-substrate/n'-gate 
structure under negative polarity these are majority carriers, their response is characterised 
by the majority carrier response time 7.. j. According to simple theory [17] 
TA%4 
to exi 6(. 5) 
q 11. n 
where N is the electron mobility in Si and n is the cathode electron density. If n= 11Y 1CM-3 
(the polysilicon doping level) then r.. i=4.83.10-18 seconds, which is again far too small to 
explain the time delay. 
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7heory 3: td is Govemed by the C-R 7-Ime Constant of the MOS System. 
The time delay may be associated with the C-R time constant of the structure. 
Fig. 6.20(a) shows a simple 'one-dimensional' model of an INIOS device which assumes that 
oxide thickness is uniform, that all the current is limited to the region of Si directly below 
the oxide and that no fringing fields exist at the gate periphery. According to this model, if 
the oxide area is A and the oxide thickness is 40nm then C,. is equal to 86.29 XA (0) and 
the series bulk resistance 11, is equal to 0.125-* A (Ohms). The time-constant (C.,, R is 
therefore 10.8nst irrespective of device size, implying a five-time-constant relaxation time 
of 5x 10.8ns = 53-9ns. 
nese predictions were compared with experimentally determined values of C,,,, and 
R,. Since the time-constant is too small for the I0kHz sampling frequency of the Wayne-Kerr 
4210 L-C-R bridge (see Section 4.2.2.4), a technique based upon that of Wiley and Miller 
[181 was used. A I0MHz sine-wavc-%k-ave signal was applied to the device under test, 
together with a -10V d. c. bias to drive the Si surface into strong accumulation [Fig. 6.20(b)]. 
Voltage and current profiles were captured by the HP541 IID oscilloscope and downloaded 
to a Walters 286 computer, where the impedance Zd of the structure was calculated. The 
capacitance and resistance were then extracted using the formulae 
R, - Ot (Zj) COX =-1 6(6) 2 7rf 1 11 (Zd) 
where f is the IOMHz sampling frequency. Fig. 6.20(c) shows that the resulting C.., and R, 
are universally lower than the theoretical predictions. (Mis error [which is 
examined in Appendix A] is almost certainly due to the non-confinement of field and current 
to the one-dimcnsional section of Fig. 6.20(a)). Hence the above-calculated 10.8ns must be 
regarded as the theoretical upper limit of the time-constant. 
Although the 53.9ns relaxation time is consistent with the lower limit of the ttd vs. 
F data (Fig. 6.13[a]), it cannot explain the 20jus delay times illustrated in Figs. 6.15 and 6.17. 
Hence the C-R fime-constant theory can be eliminated from the analysis. 
77zeory 4. - t, is Caused by Oxide Charge Re-Distribution. 
Having eliminated the three theories described above, it seems probable that the time 
delay is associated with an electric field perturbation, caused by the transient re-distribution 
of spacc-charge within the bulk oxide. T'he fact that current increases with time implies an 
increase of the electric field at the cathode. It can therefore be assumed that during the first 
few microseconds of stress, the oxide space-charge becomes more positile with time. 
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6.4.2 Region H (Moderate Time-Scale) 
. 08 
Fig. 6.13(a) shows that as td exceeds approximately 100, s, the slope of the log( UQ 
vs. F graph increases considerably. However, since such wide statistical variations exist 
within this rcgion, the corresponding data of Chen & Hu [12] and Fong & Hu [13] 
(Fig. 6.13[b]) is used as the basis for the following discussion. 
Fig. 6.21 shows some of the data of Fig. 6.13(b) reproduced on a log(ýj vs. I/F 
format. In Region II, the graph appears to be linear, in accordance with the hole trapping 
theory [13,14], whilst the data points in Region III all lie above this straight-line model. This 
suggests that the fime-to-brcakdo%m function tt, (F) is composed of two components, one of 
which is the TDDB causal wcarout time T(F) (see Section 3.3.5) and the other is the 
tunnelling time-dclay t4 discussed above. The time-to-breakdown can therefore be expressed 
as 
tm(F) - tj(F) -r(F) 6(7) 
Both of these components are sho%m on Fig. 6.21. Throughout most of Region III, tý> >, r(F) 
and hence tbd= td. This produces the correlation bctwecnthdand tdobserved in Fig. 6.16. In 
Region 11 however, t4< <7M and hence tba =, r(F). 
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Figure 6.22: Comparison of total times-to-break-down under continuous and Ijus pulse- 
sequence stress. 
The above-stated theory, if correct, prohibits the direct application of causal wearout 
theory (Section 3.3.5) to short time-scale conditions, and thus invalidates the Fong & Hu 
model [12]. The theory has been tested by the following experiment: Eight identical NMOS 
transistor arrays were stressed at a confinuous -38.4V and the times-to-breakdown were 
recorded. Eight more devices were subjected to sequences of -38.4V x lps rectangular 
voltage pulses and the total stress-fime-to-break-down (summed across each, pulse in each 
sequence) was recorded for each device. The results, displayed in Fig. 6.22, show that thd is 
generally much longer under pulsed stress than under continuous-voltage stress. This 
observadon is consistent with the idea that td must elapse during each stress-period or pulse 
prior to wearout. Hence a continuous stress period requires only a single td (assuming F 
remains large enough to keep the oxide charge from relaxing), while a sequence of n pulses 
requires a total delay time of n. %. In order to bring the causal model into line with this 
observation, Eqn. 3(l) must be re-written 
I" 
dt 6(8) 
'r(F) 
such that the damage does not begin to accumulate unfit after td has elapsed. 
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6.4.3 Region I (Long time-scale) 
77he long-fimc-scalc portion of the log(tj vs. F curve (Fig. 6.13[al) appears to have 
a slope which decreases with decreasing field. 7bis trend is also apparent from the data of 
Fig. 6.13(b), which is reproduced on a log(Q vs. I/F format in Fig. 6.23. The 1/11 transition 
is more obvious on this format than on that of Fig. 6.13(a), since all the Region I data points 
fall well below the tbd=roe"7'Y model [13,14]. All these data suggest an acceleration of the 
oxide wearout mechanism in Region I. 
Fig. 6.24 shows a typical injection-currcnt profile observed in Region I. The current 
decay has been observed by several earlier workers [eg. 141 and has generally been attributed 
to the buildup of negative space-charge during stress. 71is space-charge is usually modelled 
in terms of trapped electrons in Si% defect sites [191. According to the Poisson equation, 
the trapped negative charge reduces the cathode electric field, causing the cathode/Si02 
tunnelling current to decay with time. 7bus the wearout process might be supposed to 
decelerate in Region 1. 
However, the negative space-charge also enhances the electric field at the anode of 
the oxide laycr. Since many of the mechanisms governing wearout (eg. the creation and 
injection of hot holes [20]) are believed to occur at the anode, the negative charge 
may enhance wcarout. Ilius two opposing mechanisms are active in Region 1, one opposing 
and the other enhancing breakdown. Ile shape of the curve in Fig-6.13(a) suggests that the 
latter mechanism predominates. 
148 
a- 
C 
I, 
I- 
S 
-6-6 
-6.7 
-6.8 
-6.2 
-7 
-7.1 
-7.2 
-7.3 
-7.4 
-7.5 
-7.6 
-7.7 
-7.8 
-7.9 
NMOS Transistor Array 
a Room Temp.. Mod. 111. 
am Oxide Area: 510.7tim2 
am Oxide Thickness: 40nm 
Woman, 
mammon= 
Stress Voltage: -36V 
-%mum== 
now== 
046 
Time (Seconds) 
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if the growth of negative charge is indeed caused by electron trapping, its growth 
must be governed by the electron injection rate and the time-period of stressing. This 
explains why the negative charge has no noticeable effect in Regions 11 and 111, since the 
fime-scales associated with these regions are too small to cause any noticeable charge 
buildup. 
The three domains in the ta vs. F curve may therefore be characterised in terms of 
the dynamic charge states of the oxide, listed in Table 6.1. 
Table 6.1 
Dynamic Charge States or Oxides in Regions 1,11 and 111. 
Time Domain Dynamic Charge-State of Oxide 
Region I (> IS) dQ/dt <0 
Region 11 (100ps to IS) dQ/dt =0 
Region III (< 100is) dQ/dt >0 
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Figure 6.25: Constant current data reproduced from Chapter 5. Time-to-breakdown at the 
transition between 'brittle' and 'ductile' failure roughly corresponds to the boundary 
between Regions I and 11 of the constant-voltage data. 
6.4.4 Analysis of Constant Current Data 
Fig. 6.25 reproduces the charge-to-break-down vs. current data from Chapter 5. The 
$critical' transition between the 'ductile' and 'brittle' failure modes (see Figure 3.8) occurs 
at approximately 31.6, uA, at which point the charge-to-breakdown is 7.941AC. The 
corresponding time-to-breakdown is therefore equal to 7.94, uC + 31.6, gs = 0.25seconds. 
'Ibis correlates approximately to the transition between regions I and 11 in the constant-field 
data (Fig. 6.13(a)). Brittle failure therefore appears to correspond to Regions Il & III, while 
ductile failure occurs in Region 1. 
150 
6.4.5 Temperature, Illumination, Doping and Size Dependencies of 
Constant Voltage Break-down 
The experiments reported in Section 5.4 showed that constant-voltage TDDB is 
independent of device size, illumination and substrate doping. The size-independence is 
consistent with the negative polarity ESD data (Fig. 5.8), and suggests that the breakdown 
mechanism is intrinsic (ie. independent of the number of defect sites within the gate oxide 
area). The illumination and doping indcpendencies are also in agreement with the ESD results 
(see Fig. 5-12). 
IMe results of the variable-tempcrature experiment (Fig. 5.27) are important since 
although a high degree of scatter exists, the general trend indicates increasing td with 
increasing temperature. Ibis observation clearly conflicts with the results of previous workers 
who found an Arrhenius-type rclationship with a positive activation energy [e. g. 21]. The 
effectively negative E, of Fig. 5.27 presents further evidence of the inconsistency of SiO2 
properties (i. e. the fact that oxides produced by different manufacturers using different 
processing parameters can have totally different properties). 
The increase in tu with T indicates that the wearout reaction is de-accelerated by 
temperature. Ibis suggests the low temperature breakdown process (see Section 3.3.3), in 
which a dielectric becomes less susceptible to breakdown at elevated temperatures. An 
alternative possibility is that breakdown is triggered by the trapping of charge-carriers, who 
experience de-trapping under elevated temperatures. 
6.5 Analysis of Ramp Voltage Data 
ne results of the ramp-voltage experiments of Section 5.3 require a certain amount 
of mathematical processing before their significance can be determined. The analysis is based 
upon the circuit model of Fig. 4.12, the parameters of which were characterised in Section 
4.2.3.3. Ile circuit parameters of the MOS structures were measured using the technique 
of Fig. 6.20, which showed C,. =4lpF and lZb=4001). The following sections describe the 
processing methods and present the processed waveforms. The significance of the results is 
then discussed. 
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Figure 6.26: Equivalent circuit used for the analysis of negative polarity ramp data. 
6.5.1 Negative Polarity 
If a ramped negative gate stress is applied to a p-type MOS structure then 
accumulation layers appear at both oxide surfaces. Also, since the circuit current is only a 
few tens of ltA', the voltage dropped across the bulk Si resistance (Pb=4000) may be 
neglected. Thus the entire device voltage may be assumed to appear across the oxide layer 
and the equivalent circuit of Fig. 6.26 may be used to analyze the experiment. 
if the oxide space-charge remains constant during the experiment (this may be 
assumed since the experimental time-domains lie mostly within the bounds of Region 11 [see 
Table 6.11), then the oxide voltage profile V ... (t) and the injected charge profile 
(=A. may be calculated from the formulae 
Vox = Va - V6 6(9) 
9 
f Vbdt + C,.. Vb - (C. +C 6(10) Vb Rg 
0 
PC 
v 
Figs. 6.27 and 6.28 show the Qbd(t) profiles extracted from the 400A oxide capacitor data. 
Two of the samples (Nos. I and 16) required much lower voltages and charges for 
breakdown than the others. These results probably indicate the presence of extrinsic oxide 
defects, and theyare therefore excluded from the following analysis. The 1OV/ms, 10OV/ms 
1. This approximation may be made by dividing 
Vb in Figs. 5.24 and 5.25 by Rb, 
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Figure 6.27: Reconstructed charge and voltage profiles for negative polarity ramp stress 
at 10 and 10OV/ms. 
I 
and lkV/ms data show oxide voltage pinning at approximately -37V, accompanied by a 
steady increase in Q.,,, indicating the onset of Fowler-Nordheim tunnelling. Pinning continues 
until breakdown, which is indicated by a rapid increase in Q.. and a corresponding rapid 
decrease in V.,,,. The value of Q.,, immediately prior to breakdown is equal to the breakdown 
charge Qbd. 
However, the lOkV/ms data show no evidence of voltage pinning and the QO, #) 
profiles are swamped beneath the system noise level. Furthermore, since the time domain 
associated with the lOkV/ms data (20jis) lies below the lower limit of Region II (see Table 
6.1), the oxide space-charge might not be at a dynamic equilibrium and Eqn. 6(10) may 
therefore be invalid. For this reason the lOkV/ms profiles may be unreliable and they are 
therefore excluded from the analysis. 
The magnitude of the tunnelling current increases with increasing voltage transient 
speed (in accordance with the I= CAV/dt law), causing a subsequent slight increase in I V.,, 
This causes Qbd to fall in agreement with the constant current data of Fig. 6.25. 
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Figure 6.28: Reconstructed charge and voltage profiles for ramp voltage stress at 1 and 
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The ramp-voltage data may therefore be used to examine the Qbdvs. V. x relationship: 
When V,. =-36V (Sample No. 6), Qbdis equal to -3nC. When V.,, increases in magnitude to 
-40V (Sample No. 11), Qbdfalls in magnitude to -0.2nC. Although voltages and charges vary 
between samples, there is generally a rapid fall in Q. x with increasing V. x. This trend was 
investigated further by repeating the experiment with a large number of NMOS transistor 
arrays. Fig. 6.29 shows the results plotted on a log(Qbd) vs. l/Field format. These results 
show that Qbdcan vary by six orders of magnitude over a voltage range of only 9V. 
None of the above results show any evidence of temperature sensitivity of breakdown. 
The pinning voltages in Figs. 6.27 and 6.28 are unaffected by temperature and the 140"C data 
points in Fig. 6.29 are not significantly shifted from their room-temperature counterparts. 
I-lowever, the quantity of data is insufficient to draw any definite conclusions. 
6.5.2 Positive Polarity 
If positive gate stress is applied to a p-type capacitor, the p-type surface below the 
oxide becomes the cathode. A surface depletion layer initially forms in the cathode, which 
is later joined by an inversion layer along the silicon-oxide interface. Mobile electrons can 
then tunnel from the inversion layer into the oxide and cause breakdown. 
The electrons in the inversion layer can 
be induced by thermal or optical carrier 
generation or by avalanche conduction in the 
depletion layer. The ramp time scales are too 
short to permit significant thermal/optical 
generation, whose time constants are of the 
order of 1OMS-1s [23]. Inversion can therefore 
only result from avalanche conduction. 
Fig. 5.26 shows that the cuffent in the 
capacitor (represented by Vb) goes through 
three positive excursions. The first of these 
indicates the evacuation of holes from the 
cathode surface during depletion-layer 
Pulse 
Generotoj_ 
ox COX Oxide 
I 
VG(t) 
Silicon 
surface C 
Rcg 
PC 
Vb(t) 
CCg 
Figure 6.30: Positive polarity circuit model 
of slow transient system 
formation. The second excursion indicates the onset of avalanche conduction and the third 
indicates tunnelling conduction in the oxide. 
Fig. 6.30 shows the circuit model used for the analysis of the positive polarity slow 
transient data. Throughout the experiment, the device voltage was shared between the 
depletion layer and the oxide (the inversion layer is practically 2-dimensional and makes no 
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Figure 6.31: Reconstructed oxide and depletion layer voltages for unimplanted p-type 
MOS capacitors (Cap. 17 on left, Cap. 18 on right). 
significant voltage contribution and the voltage drop across the bulk resistance is negligible). 
If the magnitude of the oxide voltage is below the Fowler-Nordheirn tunnelling 
threshold (i. e. the 37V 'pinning' voltage observed in Fig. 6.27), the oxide behaves as an open 
circuit. Hence, by simple circuit theory, the oxide voltage V.,, is given by: 
= 
vb CC9 
+ftV 
CPC 
6(11) VOX 
0b 
dt -(V. - 
Vb ) 
Co. Co. Rg i COX 
and the voltage V&p across the surface depletion layer is given by 
v2v 
dep avv b ox 6(12) 
Fig. 6.31 shows the V.. and VdP curves re-constructed using this technique. The 
depletion layer voltage clearly pins close to a value V,, = 75V for all the devices tested and 
this value indicates the silicon avalanche threshold. However, the avalanche thresholds appear 
increase by about twenty per cent during the course of the waveform, rising from 75V to 
91V over a period of 3001ts. This is believed to be caused by Joule heating in the localised 
avalanche filaments or 'microplasmas' (which are probably located at the capacitor comers 
where the fields are at their maximum). 
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Figure 6.32: Reconstructed oxide and depletion layer voltage profiles for implanted p, 
type MOS capacitors (Cap. 19 on left, Cap. 20 on right). 
. 
just prior to the beginning of the third (or tunnelling) current The value of V,,,, 
excursion indicates the voltage threshold for Fowler-Nordheini tunnelling. This threshold is 
clearly around 41V which is slightly higher than its negative polarity counterpart (Section 
5.1.1). [Note: The sections of the V... andVdcpcurves after the onset of tunnelling have no 
significance since Eqn. 6(12) does not apply in the presence of tunnelling]. 
Earlier workers [24] have suggested that electron injection into the oxide directly from 
. 
the hot avalanche plasma could be a contributory factor to breakdown. (This 'avalanche 
injection' mechanism is described in Section 3.4.3. ) These waveforms fail to show any 
significant oxide current prior to tunnelling and therefore indicate that avalanche injection is 
not significant. (Avalanche injection would be exhibited as a decay in the apparent avalanche 
threshold with time). It therefore appears that for both positive and negative polarity cases, 
breakdown is the result of Fowler-Nordheim tunnelling. 
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6.5.3 Analysis of ESD Transient Data 
After the apparently successful use of simple circuit theory for the analysis of the 
ramp voltage data, the same techniques were applied to ESD transient waveforms. Data were 
obtained from four unimplanted NMOS capacitors (Supplier A) which were subjected to 
standard HBM ESD pulse stress. Two of the samples (denoted 19 and 20) were pulsed at - 
70V, while the others (20 and 21) were stressed at +240V. The current and voltage 
waveforms were monitored by the Tectronix M and HP10431A (probe A) probes and 
captured on the HP541 1 1D digital oscilloscope. The waveforms were numerically processed 
using the techniques described in Section 4.2.2.5 and Fig. 6.33 shows the resulting profiles. 
Breakdown in all four devices is clearly indicated by a rapid rise in current accompanied by 
a rapid fall in device voltage. The following sections describe the numerical analysis of these 
waveforms. 
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Fimire 6.33: ESD waveforms obtained from uninlDlanted 400A NMOS canacitars 
6.5.3.1 , Negative Polarity Analysis 
Fig. 6.34 shows the equivalent circuit used for the analysis of the negative ESD 
transient data. The device parameters (C.,, and Rb) were determined in Section 6.5 while the 
oscilloscope probe capacitance Cp(A) was determined in Section 4.2.3.1. The probe- 
chuck capacitance Cp, (2pF) was measured using the Wayne-Kerr 4120 LCR bridge. Since 
the insertion impedance of the Tektronix CTI probe was only of the order of 10, it was 
excluded from the model. Also, since the total charge lost via the 1MO probe 
resistance during the pulse rise-time (about llis) is negligible, RP was also excluded. 
According to this circuit model, the following expressions may be used to determine 
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Figure 6.34: Negative-polarity circuit model used for the analysis of ESD transient data. 
the oxide voltage V.,, and injected charge Q,,., profiles: 
V(t) - Rb (t) - [Cp, + Cp (A) IdV 6(13) 
(I 
dt 
) 
t 
f I(t) dt - (CP(A) + Cp, ) V(t) - C., ý 
V,,, (t) 6(14) 
0 
Fig. 6.35 shows the resulting waveforms for Sample 19 (the waveforms obtained from sample 
20 were practically identical to these). The injected charge Qbd remains practically zero until 
the point of breakdown, at which point it rises rapidly. Also there is no evidence of pinning 
in the voltage profile, ý whose magnitude continues to rise until the point of breakdown. This 
is consistent with the theory of breakdown in Region III (see Section 6.4), where breakdown 
is governed by the tunnelling time-delay td. Whentdhas elapsed and tunnelling begins, the 
oxide wears out over an infinitesimally short period of time and therefore appears to suffer 
instantaneous breakdown. 
6.5.3.2 Positive Polarity Analysis 
Since positive polarity ESD breakdown is believed to require depletion layer 
avalanche conduction, the device model in Fig. 6.34 must be modified for positive polarity 
analysis. Fig. 6.36 shows the modified circuit model, including a constant voltage source to 
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. profiles extracted 
from ESD transient data Figure 6.35: Q.., and V... 
represent the pinning of the depletion-layer voltage at the avalanche threshold V.,. Prior to 
the onset of oxide tunnelling, the oxide voltage profile is given by 
Vf I(t) dt _ 
(CP(A) + Cp,, ) V(t) 6(15) 
ox COX 0 COX 
and the total voltage V,,,, in series with the oxide (avalanche voltage V., plus bulk silicon 
voltage Vb) is given by 
V=V+ Vb =V-V.. Ur av 
Fig 6.37 shows the pre-breakdown V.,, and 
V.,, profiles extracted from the experimental data of 
sample 22 using these equations. (The profiles 
obtained from sample 21 were very similar to these). 
V., is clearly significantly larger than the values of 
V&v observed in Figs. 6.31 and 6.32, and its 
magnitude decays with time (unlike Fig. 6.31-2). This 
probably indicates a large voltage drop across the 
bulk resistance Rb, which decays as the displacement 
current falls. This hypothesis may be tested by 
calculating the product of the bulk resistance Rband 
6(16) 
A. Jox 
Cox 
vav 
Rb 
the device current at the point of maximum V., ivigure 6.26: Positive polarity circuit 
(about 0.15, us into the pulse). Since the current is model for MOS capacitor 
equal to Cox* dV, )., 
/dt = 0.25mA, the result yields 400 
x 43.10' = 17.3V, which is somewhat too small to account for the anomaly. However, the 
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localised nature of the avalanche filaments may 
give rise to an additional constriction 
resistance, increasing the effective value of Rb 
to a value considerably greater than the 40011 
measured under negative polarity conditions. 
Fig. 6.37 shows that as the device current 
(dictated by dVox/dt) decays, V,, e,, also decays to 
a value of about 90V. This agrees 
approximately with the maximum value of V.,, 
observed in Fig. 6.31. 
The oxide voltage profile V.,, (t) of 
Fig. 6.37 shows that the oxide voltage rises as 
high as 70V prior to the onset of tunnelling. 
The voltage exceeds the 41V tunnelling 
threshold (Fig. 6.31) for a period of 
approximately O. I. As prior to breakdown, and 
this time corresponds approximately to the 
lower limit of the tbdvs. F data in Fig. 5.30. 
The field corresponding to 70V in a 40nm thick 
oxide is equal to 17. SMWcm, which is 
Oxide Voltage 
U. 4 0.8 12 
rime (Microseconds x . 1) 
Series Voltage 
0.4 0.8 1.2 1.6 2 
rime (Microseconds x. 1) 
considerably larger than the maximum field in Figure 6.37: V.., and V,, profiles extracted 
Fig. 5.30 (11.6MV/cm). This shows that the from positive ESD transient data 
high-field saturation of thd (Region III) 
continues far beyond the 11.6MV/cm limit of Fig. 5.30. 
00 6.6 Qualitative Model of Breakdown 
This section develops a physical model of oxide dielectric breakdown. The model is 
based upon established solid-state theory and is supported by the experimental work of this 
thesis. The model attempts to explain all the observed breakdown data (ie. constant voltage, 
ramp voltage, constant current and ESD) in terms of a single set of physical mechanisms. 
Although equations are sometimes used in order to illustrate principles, the treatment is 
generally qualitative. The quantitative development of the model appears in Chapter 7. 
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6.6.1 Space Charge Evolution in Oxide 
Section 6.4 showed how the three time domains in the thd vs. F curve could be 
explained in terms of dynamic space-charge perturbations in the SiOý. Short time-scale 
behaviour (Region 1111) was associated with a positive dQ/dt while the long time-scale 
behaviour (Region I) was attributed to a negative dQ/dt. Over intermediate time-scales 
(100, us-1s), the oxide charge was proposed to be at a dynamic equilibrium (ie. dQ/dt=0). 
Oxide space-charge evolution may be due to the drift of ionic contaminants and/or 
charge-carrier trapping in SiO2defect states. Although many early workers concentrated on 
the ionic drift model [25,26], their oxide samples had a far greater ionic impurity content 
than those produced by present-day processing. The following theory is therefore based upon 
the charge-trapping model. 
The concept of carrier trapping has already been introduced in Section 2.2, where the 
properties of the major trap species were described. Thermally-grown silicon dioxide contains 
an inherent density ofpre-e-xisting (or virgin) trap states, to which additional newly-generated 
traps are added under current/voltage stress [19,27]. These traps, which exist in both the bulk 
oxide and the Si/oxide interfaces [28], can be either donors, (donating electrons to become 
positively charged) or acceptors (accepting electrons to become negatively charged) [29]. 
The mechanism by which the traps are produced has been disputed for some years. 
It has been argued that energies sufficient to damage the SiO2 network (producing traps 
associated with broken Si-O bonds) can only be produced by electrons relaxing from the 
oxide conduction band [301. Such relaxation may be caused by several mechanisms, including 
emission at the anode, capture in pre-existing traps [30] and recombination with trapped holes 
[31]. An alternative model was proposed by DiMaria and Stasiak [32] who suggested that 
hydrogen-related molecules, liberated from extrinsic defect sites near the anode, move toward 
the cathode where they interact with the SiO2network to form trapping sites. 
A different philosophy maintains that at fields above 1.5MV/cm, the trap generation 
rate depends upon the number of 'hot' electrons in the oxide [32-34]. Under these conditions, 
electrons can reach energies as large as 4eV, while only 2.3eV are required for trap creation 
[32]. The trap generation rate is sometimes modelled as a constant [14,19] and sometimes 
as an exponential function of the electric field in the oxide [27]. 
The effect of these traps upon the Fowler-Nordheirn tunnelling characteristics have 
been studied by many workers [eg. 14,19], most of whom have identified bulk oxide traps 
(both virgin and newly-generated) as the main protagonists. Recent work by Changhua et al. 
[28] has detected the action of interface traps, although it is only the newly-generated states 
which have any significant effects. For the sake of simplicity however, the present work 
deals exclusively with bulk-oxide traps, and assumes that their density remains constant 
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during stress. 
Many workers have postulated that two distinct bulk-trap species operate 
simultaneously in the oxide during injection [35,38]. The experimentally determined capture 
cross-sections of these traps identify them as neutral trap states (NTS) and coulombic 
repulsive traps (CRT) respectively (see Table 2.1). NTS are known to exhibit trapping/de- 
trapping (T-D) behaviour [27,35], allowing them to settle towards an equilibrium occupancy 
level which is a function of the injection current and the oxide electric field. This is 
sometimes called the dynamic balance model [27]. If N, is the NTS trap density, n, is the 
density offilled NTS, al is the NTS capture cross section and r, is the NTS de-trapping time 
constant then the trapping rate can be modelled: 
dn, Ja n, (NI - n, ) - 6(17) dt q Ir. 
where J is the injection current density. (This equation is based upon Eqn. 2(3) in Chapter 
2 and assumes that the thermal and drift velocities of the electrons are equal. ) 
However, since the coulombic repulsive traps do not easily release their electrons at 
room temperature (ie. -rci-oo), they do not exhibit T-D behaviour [36] and the trapped space- 
charge continues to rise until the point of 100% occupancy. Hence if N2 represents the CRT 
density, n2 represents the occupied CRT density and q2 represents the CRT capture cross- 
section, then the CRT trapping rate can be modelled by the equation 
dn2 
: 
J(12 
(N2 
- n2) 6(18) dt q 
Both of the trap species appear as donors and acceptors. For the purposes of this 
simple discussion it will be assumed that N, and N2 remain constant during stress. It will also 
be assumed that half of the total trap population are donors, while the other half are 
acceptors and that when the oxide is at equilibrium, all the donors are full, while all the 
acceptors are empty. Hence the conditions nl(O)=NI/2, n2(0)=N2/2 exist at the instant the 
stress is applied. These boundary conditions allow Eqns. 6(17) and 6(18) to be solved, 
yielding the following equations for n1(t) and n2(t): 
n, (t) =I- -ý- - ýý, 
) 
e-O' where a= Nljcyl ;p=+ 6(19) p(P, 2qq 
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Figure 6.38: Q(t) vs. log(t) profile predicted using first-order trapping rate theory. 
n2(t) = N2 1-I exp _J(12 tl) ,(2q 
4 
6(20) 
Assuming that the oxide is neutral at equilibrium trap-occupancy, the space-charge Q can be 
written 
(n, + n2) - 6(21) 
Thus the Q(t) profile was determined across the full time-scale of Fig. 5.30, using the 
2 r, 
'U = 
10-16CO following typical parameter values: N1= 10"cm', N2=101"cnf , =10 s[37], a, 
ori=10-19cm? (see Table 1.1) and J=lOmA/cO. Fig. 6.38 shows the resulting Q vs. log(t) 
profile. 
It is clear from Fig. 6.38 that three distinct time-domains exist, and that their 
boundaries correspond roughly to those of Regions 1,11 and III in Fig. 6.13: In Region 1, the 
NTS donor traps empty, causing the oxide to become more positive (dQ/dt > 0). At the same 
time however, NTS fill up with injected electrons until eventually the trapping and de- 
trapping rates are equal. At this point, the oxide charge is at a dynamic equilibrium and 
164 
dQ/dt=O. However, as the stress continues, the acceptor CRT traps begin to fill, causing the 
oxide to become less positive (dQ/dt<O). This leads to Region I behaviour. 
It must be stressed that the above model is greatly simplified and serves merely to 
show how two independent trapping mechanisms can give rise to the observed behaviour. In 
reality, the model parameters are likely to have complicated field/cuffent dependencies and 
the total trap density increases with time due to the generation of defect sites. 
6.6.2 Mechanisms of Oxide Wearout 
Several theories of SiO2dielectric wearout have been reviewed in Section 3.3. The 
purpose of the present section is to determine which (if any) of these models adequately 
explains the experimental data of this thesis. The alternative models are summarised below: 
Treeing Model: Defect sites in the SiO2 structure capture mobile electrons, whose 
excess energies are absorbed in the creation of further defects. Clusters of defects 
therefore grow during stress, forming 'tree' structures of high conductivity. When a 
'tree' spans the oxide, it channels a large current through the dielectric, resulting in 
breakdown [30,39]. 
(2) Electron Trapping Model: Electrons tunnel into the oxide and are trapped in defect 
sites, causing internal field enhancement. When a critical field is reached, the Si-O 
bonds rupture, creating new defect states and permitting further trapping [40]. 
Alternatively, the enhanced field may be sufficient to support avalanche breakdown 
in the oxide [41]. 
(3) BBII Hole T6pping Model: Electrons tunnel into the oxide and are accelerated by 
the electric field. Some electrons gain sufficient energy to create electron-hole pairs 
by band-to-band impact ionisation (BBII). The holes drift back towards the cathode 
where some of them are trapped in surface defects. The subsequent positive space- 
charge enhances the cathode electric field, increasing the tunnelling current, causing 
the process to accelerate towards breakdown [14]. 
(4) Surface Plasmon Model: This model is identical to the BBII model, except that the 
oxide holes are generated by mobile electrons releasing their energy at the oxide. 
anode. The emitted electrons transfer their energy to surface plasmons (SPs), which 
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quickly decay. The energy released by the SP decay results the creation of high 
energy electron-hole pairs. Some of the generated holes then tunnel back into the 
oxide [20,42]. 
(5) Ion Activation Model: Microscopic asperities along the cathode-oxide interface create 
localised filaments of tunnelling current. These filaments create high localised 
temperatures, which may be sufficient to free static impurity cations from their 
trapping sites. Once liberated, these ions drift toward the cathode where their positive 
space-charge enhances the tunnelling current and eventually causes breakdown [43]. 
(6) Resonant Tunnelling Model: if an oxide defect state in the Fowler-Nordheim barrier 
has an energy equal to a conduction-band state in the cathode, the two states can 
'resonate'. Superposition of eigenfunctions shows that the barrier has a unity 
transmission coefficient and a short circuit therefore exists across the barrier. A large 
number of resonating states can therefore cause breakdown [44]. 
The electron trapping model (Model 1) fails to explain breakdown in Regions II and 
III, since the effects of negative charge trapping are only apparent in Region I (see Section 
6.6.1). Model 5 can also be rejected on the grounds that Qbd is approximately proportional 
to oxide area (Fig. 5.31), suggesting that the injection current is homogeneously distributed 
rather than confined to a localised defect spot. The current profiles observed during stress 
showed no evidence of the random nondestructive breakdown events associated with resonant 
tunnelling breakdown [451, so this model was also rejected. 
The most likely theories are therefore the positive charge related models (Models 3 
and 4) and the treeing model (Model 1). For the purposes of this project, the positive charge 
model was used as a worldng assumption. This choice was made because: 
The charge-separation experiments of Chen et al. [461 shows that a constant generated 
hole-charge is required to support breakdown. 
(2) MOS devices subjected to sub-catastrophic ESD stress display negative shifts in their 
C-V characteristics, indicating the presence of trapped positive charge [47]. The 
magnitude of this charge has been shown to increases until the point of breakdown 
[48]. 
From the point of view of analytical modelling, hole generation and trapping are far 
simpler than tree propagation. 
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A choice must therefore be made between Models 3 and 4. The fact that breakdown 
occurs at voltages below the SiO2 energy-gap potential [44] indicates that classical band-to- 
band impact ionisation is not the dominant mechanism. The theory that ionisation interactions 
take place between tail states [49] is also questionable, since these semi-localised levels may 
onI y extend a few meV into the oxide forbidden gap [50]. 
The fact that wearout is accelerated by the negative charge-trapping in Region I 
suggests that the anode (rather than the cathode) electric field is the critical parameter 
determining breakdown. This suggests Model 4, in which the rate of wearout is dictated by 
the anode hole injection rate, which depends in turn upon the anode electric field. According 
to the Fowler-Nordheim tunnelling theory, the electron injection rate, and hence the anode 
hole generation rate, is approximately proportional to exp(-fl, /F,,, ) where P, is a constant 
and F,., is the cathode electric field. Similarly the probability of a hole entering the oxide at 
the anode is proportional to exp(-fl2lF. ), where fl2 is a constant and F.,, is the anode electric 
field. The positive charge generation rate, and hence the oxide wearout rate, is therefore 
proportional to exp(-fl1/F,., -flý/F. )- It can therefore be seen that tw is proportional to 
eXp(flJ/Fc&t+fl2/F,. ). Since the charge-to-breakdown Qbj is equal to the product of tbd and the 
, 
J), Qbd must be proportional to exp(02/F,. ). Hence electron injection current (cc exp(-O, /F, 
the time and charge-to-breakdown decrease rapidly with increasing voltage, as observed in 
Figs. 5.30 and 6.29. 
In Region III of the tbdvs. F curve, oxide wearout cannot begin until the oxide has 
become sufficiently positive to support cathode electron injection. However, since the 
wearout rate is so rapid at the fields associated with Region III (>9.5MV/cm), the oxide 
breaks down almost instantaneously once tunnelling begins. The time-to-breakdown tbd is 
therefore dictated by the tunnelling time delay tý (as shown in Figs. 6.16 and 6.21). 
While the wearout mechanism has no inherent dependence upon luminous intensity, 
elevated temperatures might possibly support cathode hole de-trapping, causing tbdto decrease 
with increasing temperature (see Fig. 5.27). 
In view of its sound theoretical basis and its agreement with the observed data, this 
model is used as a worldng assumption for the remainder of this thesis. 
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6.6.3 Model of ESD Breakdown 
In the following discussions, the theory developed above for constant voltage/current 
breakdown is extended to model failure under ESD conditions. The ESD breakdown data to 
be modelled are summarised below: 
1. The oxide area dependent data for CMOS and NMOS devices (Section 5.2.2). 
2. The temperature dependent data for CMOS and NMOS devices (Section 5.2.3). 
3. The illumination dependent data for NMOS, CMOS, HMOS and SOS devices 
(Sections 5.2.4 and 6.3.1). 
4. The body-capacitance dependent data for NMOS & CMOS devices (Section 5.2.5). 
5. The body-resistance dependent data for NMOS & CMOS devices (Sections 5.2.5 and 
6.3.4). 
The discussion begins by considering ESD breakdown under negative polarity 
conditions. The jnodel is then extended to embrace positive polarity breakdown. 
6.6.3.1 Negative Polarity Model 
Fig. 6.34 shows the circuit model for an NMOS device under negative ESD gate 
stress. When a pulse of magnitude VO is applied, the charge (C., +C, )VO is distributed across 
the entire system capacitance (C,, +C, +C, +C. J, attenuating the pulse magnitude by the 
, capacitive loading' factor L=(C. +C, )/(C. +C, +C, +Cj [8,11,51]. In order to support 
oxide breakdown, the pulse charge must clearly exceed the oxide's charge-to-breakdown Q., 
which the above theory shows to decrease with increasing oxide field. Fig. 6.39 superimposes 
the range of charges associated with ESD pulses between 35V to 65V (these values were 
taken from Fig. 6.11) upon the Q& vs. l/V.., data of Fig. 6.29. It is graphically shown that 
if all the ESD charge is injected into the oxide then the oxide voltage required to cause 
breakdown must be in the range 35.5V to 42AV. However, the variation within this range 
is due largely to statistical fluctuation rather than to the variation in pulse charge. 
Furthermore, much of the variation may be due to the error of estimating the exact value of 
V, xp which 
has a tendency to fluctuate during stress (see Fig. 6.27). For this reason, 
calculations were based upon the mean voltage of the range 38.45V. This is denoted V, *, the 
'effective' breakdown voltage of the oxide, and it corresponds approximately to the Fowler- 
Nordheim tunnelling threshold (denoted VFN). 
According to the 'capacitive loading' theory described above, the applied pulse 
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voltage magnitude associated with V, * is equal to V, '/L=V, *(C, +C, +Ct+C. J/(Cx+C, ). 
Using the standard HBM body capacitance (CI=93-28pF) together with the parameters in 
Table 4.2, the value Vbd=44.5V was calculated. This value agrees very closely with all the 
experimental values obtained from NMOS transistors throughout the thesis. It can therefore 
be seen that although the model is greatly simplified (it assumes that all the ESD charge is 
injected into the oxide and that V,, x remains constant throughout the pulse) it is surprisingly 
accurate. 
Since oxide capacitances (Cj of the NMOS transistor arrays (see Fig. 6.20) is 
generally far smaller than (C, +C, +C), variations in the oxide area A have no significant 
effect upon the capacitive loading factor L. Also, since Fig. 5.31 shows only a linear 
variation of Qd with area, the oxide breakdown voltage is unlikely to be significantly affected 
by variations in A. Hence ESD breakdown should not be significantly dependent upon oxide 
area (see Figs. 5.7 and 5-8). 
As the value of C, varies between 3.24pF and 4.377nF, the oxide voltage required 
for breakdown can be shown to vary only slightly. However, since the capacitive loading 
factor increases with increasing C1, tending towards C,, /(C. +C, +C. j as CI-1-0 and towards 
unity as Cl-*oo, it produces the Y-shaped Vbd vs. C, curves observed in Figs. 5.18,5.19 and 
6.11. In the negative-polarity CMOS data (Fig. 5.20), the low-C, saturation of Vbd is probably 
swamped by the experimental scatter. 
The Vbd vs. R2 curves may be understood by considering the Qbd vs. injection-current 
curve of Fig. 6.25. Although smallest charge in this graph is two orders of magnitude greater. 
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than the ESD charge range (Fig. 6.37), the rapid slope of the graph beyond the critical 
current (ie. in Region II) suggests that it crosses the ESD charge (C., +C, )VO at a point 
corresponding to a current of 100liA. There is therefore not only a critical voltage V, *, but 
also a critical current I.. * required to support ESD breakdown. This current must be driven 
through the body resistance R2, while the oxide voltage is pinned at the Fowler-Nordheim 
voltage VFN (= V. ý, 
*). If R2 =1.5KO then the voltage required to support I.,, * is 150mV, which 
is negligible. However, if R2increases to lOOKQ, the required voltage becomes 1OV, which 
causes a significant increase in Vbd. Hence for low values of R2 the breakdown voltage 
remains approximately constant, while for large values of R2 it increases rapidly with R2. 
This same trend was observed for both the CMOS and the NMOS structures (see Figs. 5.21- 
23). The breakdown voltage increases with increasing R2until it reaches the limit imposed 
by the field-induced breakdown mechanism dictated by the capacitanceC2 (see Fig 6.12). 
6.6.3.2 Positive Polarity Model 
In Section 6.3, the depletion-layer avalanche model was used to explain the positive- 
polarity ESD results obtained from the NMOS devices. The original model [8] proposed that 
positive-polarity breakdown under a fast transient pulse can only occur if the oxide surface 
becomes inverted during the pulse period. Such a situation can only occur if the silicon 
surface depletion layer undergoes avalanche breakdown. The large hot-electron flux produced 
by the avalanche plasma supports - rapid avalanche injection in the S'02, which causes 
immediate breakdown. However, the positive-polarity ramp-analysis of Section 6.5.2 showed 
that avalanche conduction could be sustained without the occurrence of oxide breakdown. 
Indeed, oxide conduction was only detected at voltages exceeding the Fowler-Nordheim 
tunnelling threshold. It seems therefore that avalanche conduction merely provides a supply 
of electrons to the Fowler-Nordheim junction, and the subsequent tunnelling supports 
breakdown by the same mechanisms as those which apply under negative polarity stress. The 
depletion layer can therefore be modelled as a reverse-biased avalanche diode (breakdown 
voltage V. J connected in series with the oxide (see Fig. 6.40[i]), such that the device needs 
to receive an effective voltage of magnitude (V,, *+V., ) in order to suffer oxide breakdown. 
However, Section 3.3.7 raised the following objection to the application of this 
avalanche model to ESD breakdown in unprotected devices: If no conduction path exists in 
parallel with the oxide then the pulse decay time must be dictated by the rate of charge 
injection, which cannot begin until the oxide surface is inverted. The work of this chapter 
allows this problem to be solved. To begin with, the effects of sub-avalanche inversion can 
be included in the model by means of a resistor Rgn placed in series with the oxide (see 
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Fig. 6.40). The growth of the inversion layer under sub-avalanche conditions is clearly 
governed by the time-constant C.,, R,,,,, which is equal to the minority carrier response time 
. r.,.. In an unilluminated device, this is typically in the range 10-10OOms [23]. If -r. j,, = 10ms 
and C.. =4pF then 1ý,. must equal 2.5GO. Section 6.6.3.1 showed that breakdown requires 
an injection current of about 1001tA which, in the absence of depletion-layer avalanche 
conduction, would require a voltage of 25OkV across 1ý,,. It is therefore obvious that 
breakdown at voltages of the order of + 100V must be caused by avalanche breakdown. Since 
avalanche breakdown is most likely to occur at the end of the pulse risetime (when the 
depletion-layer field is at its maximum) Amerasekera and Campbell's [8] assumption is 
justified. 
In order to test this hypothesis, an NMOS capacitor was stressed at +50V using the 
apparatus shown in Fig. 6.41(a). The value 50V was chosen since it exceeds V. * but is 
smaller than V, *+V. (Fig. 6.31 shows that V., lies between 80 and 90V). The voltageVk 
across the capacitor Ckwas used to monitor the total charge injected as a function of time. 
Fig. 6.41(b) displays the resulting Vk(t) profile, which indicates that 535/AC are required to 
cause breakdown. Since this charge corresponds to an HBM pulse magnitude of over 5MV, 
this adds experimental evidence to the assertion that positive polarity ESD breakdown in p- 
substrate devices requires depletion-layer avalanche conduction. 
Sections 6.3.2 and 6.3.3 showed how the depletion layer avalanche model can explain 
the temperature and size dependencies of positive-polarity ESD breakdown in NMOS devices. 
The model can also be used to explain the illumination-dependence observed in Fig. 6.8. It 
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is first necessary to consider some of the mechanisms governing 7. k. At relatively low 
temperatures (< 140*C), the dominant mechanism is electron-hole-pair (e. h. p. ) 
generation/recombination in the depletion layer [23]. The generation may be direct (i. e. band- 
to-band) or indirect (i. e. via trapping levels in the Si forbidden gap). If the device is 
bombarded with photons then the e. h. p. generation rate must increase, causing r. in and R. , en 
to fall. The generation rate must also depend upon the density of generation/recombination 
centres, and and 1; ý,. therefore vary between devices according to the local silicon 
quality. The 10-10OOms range for r. j. [23] corresponds to zero-light conditions, and its value 
may be far smaller under illumination. If -r., i,, were to fall to 400ns under strong illumination, 
,,. would 
decrease to 400KO, which would require only 10V in the corresponding value of 1ý, 
order to carry the 1001tA breakdown current. Since V., > 10V (see Fig. 6.1), breakdown 
would not require avalanche conduction and it would therefore occur at a lower voltage than 
it would under low illumination conditions. 
The situation is shown schematically in Fig. 6.40(ii): As illumination increases, R., 
decreases, causing Vbd to decrease also. However, random fluctuations in trap density cause 
,,. 
to be greater in some devices than in others. Hence the decrease in the the variation in R, 
mean value of Vbdis accompanied by an increase in its coefficient of 
variation. Both these phenomena are observed in Fig. 6.8. 
The NMOS and HMOS gate-substmte chamcteristics (18. VS* Vfb) shown in Fig. 6.42 
add experimental evidence to the above theory. The negative polarity curves show a large 
tunnelling current above the Fowler-Nordheim threshold VFN (about 35V), which is 
unaffected by variations in temperature and illumination. However, the positive polarity 
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curves show that the tunnelling current is limited to a value dependent upon the luminous 
intensity. In this region, the oxide voltage 'pins' at VFN, and the additional device voltage is 
dropped across the depletion layer. Although the curves are not linear as predicted by the 
49constant IR, 11 
... 
model above (see Fig. 6.43), it is clear that the model is qualitatively correct. 
'Effective' values of 1ý,, dVb/d4 calculated from the NMOS characteristic show that R.. 
decreases from the order of GO, to about 2MO as the illumination increases. 
Having explained the polarity dependencies in NMOS and HMOS transistors, it is 
now necessary explain the similar effects observed in the CMOS devices. Since the CMOS 
wafers have n-type substrates and n'-type gates, the depletion-layer avalanche model is not 
applicable. In order to shed further light on this problem, the CMOS 4 bch acte stics VS* Vr ar ri 
were measured at room temperature and at 200*C. The results, displayed in Fig. 6.44, show 
that the characteristics are practically identical, irrespective of device type (p or n-channel) 
and stress polarity. The current increases rapidly as the voltage magnitude exceeds about 
40V, indicating the Fowler-Nordheim voltage VFN. This may be assumed to be the effective 
breakdown voltage V, * of the structures (see Section 6.6.3.1), which is polarity insensitive 
but increases slightly with increasing temperature. However, since for both wafer chucks the 
value of C, is greatest under positive polarity conditions (see Table 3.2), the loading factor 
L and hence the breakdown voltage Vbd=V, */L is greater under positive polarity stress than 
under negative polarity stress. Since V, * increases with temperature, both positive and 
negative-polarity breakdown should, in principle, be temperature sensitive. However, the 
results of Section 5.2.3 show that while the positive breakdown threshold increases with 
temperature, the negative threshold remains constant. This may be explained by considering 
the voltage resolution of the ESD step-test (see Section 6.2.1). In the positive polarity case, 
the temperature variation is greater than the 4V voltage resolution and is therefore detected 
by the experiment. In the negative polarity case the temperature variation in V, * is attenuated 
by the capacitive loading factor to such an extent that its variation becomes swamped by the 
4V resolution. 
Finally, the silicon-on-sapphire (SOS) data must be considered (see Fig. 5.17). 
Fig. 6.45 shows the 4 vs. V., curves of the SOS transistor arrays, showing that the magnitude 
of V, " is approximately 26V, iffespective of stress polarity. Thus the apparent polarity 
dependence observed in Fig. 5.17 can be explained in the same manner as that of the CMOS 
results above. The curves of Fig. 6.45 were unaffected by variations in luminous intensity. 
ilence the apparent illumination dependence of negative polarity breakdown in Fig. 5.17 must 
be an illusion caused by statistical fluctuations in breakdown voltage between devices. 
(Fig. 5.17(b) showed that this is consistent with the degree of statistical scatter. ) 
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6.7 Summary 
1. The ESD data of Chapter 5 was qualified by means of a critical analysis of the 
experimental techniques used in its acquisition. It was shown that the low-illumination 
data for NMOS and HMOS under positive polarity was spurious, together with the 
low-illumination CMOS data under negative stress. The results of this analysis led to 
the formulation of an ideal test strategy for studying ESD breakdown. 
2. Some of the data which the above-mentioned analysis revealed as spurious was re- 
measured using the improved test techniques. The mechanisms responsible for the 
observed illumination, temperature and size dependencies of ESD breakdown were 
then discussed. 
3. The sensitivity of ESD breakdown to discharge capacitance C, and discharge 
resistance R2was examined. It was shown that data obtained using extreme values of 
the HBM parameters C, and R2could be regarded as simulations of other forms of 
stress such as EOS, MM, CDM and FIM. 
4. The constant voltage tbd vs. F curve can be seen to consist of three distinct time 
domains, which were denoted I, II and Ill. Additional experiments showed that 
Region III (i. e. ultra short time-scale) breakdown is governed by a delay time td 
between the application of stress and the onset of Fowler-Nordheim tunnelling. It was 
concluded that tdwas probably due to charge re-distribution in the oxide. 
5. Breakdown in Regions I, H and III were characterised in terms of different dynamic 
charge-conditions in the oxide. While Region III is caused by the oxide becoming 
more positive and Region I with the oxide becoming more negative, Region II 
behaviour is associated with the intermediate condition of stable oxide charge. 
6. The 'critical current' in the Qbdvs. injection-current curve (first observed by Wolters 
et al. [37]) was shown to correspond to the transition point between Regions I and II. 
7. The negative-polarity voltage ramp data was mathematically processed in order to 
extract the oxide voltage and charge injection profiles. The charge-to-breakdown Qld 
was shown to decrease very rapidly with increasing V., The results were found to 
have no significant temperature dependencies. 
8. The positive-polarity voltage ramp data was mathematically processed in order to 
extract the V.,, andVdp profiles. Although Vdp was seen to pin at the avalanche 
voltage V.,, the latter was observed to increase gradually during the pulse. This was 
attributed to an increase in the impact-ionisation coefficient caused by Joule heating 
in the silicon. 
9. ESD transient data were analyzed in the same manner as the voltage ramp 
waveforms. The oxides were shown to undergo instantaneous breakdown at the 
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beginning of Fowler-Nordheim tunnelling. The bulk resistivity was shown to be an 
important parameter in this analysis. 
10. A model of charge evolution in the bulk oxide was developed. This model showed 
how the simultaneous action of neutral and coulombic-repulsive traps could produce 
the Regions I, II and III observed in the constant-voltage data. 
11. The various models of oxide breakdown (first introduced in Chapter 3) were reviewed 
in the light of the experimental data. It was decided that Fischetti's surface plasmon 
model provided the best explanation of the observed results. 
12. A qualitative model of negative polarity ESD breakdown was developed and 
compared with the experimental data. The model (which was based upon the 
Qbd vs. 
VOx data obtained earlier in the chapter) showed how capacitive loading could explain 
the capacitance-dependent breakdown data. The observation that a critical current is 
required for charge-limited breakdown allowed the resistance-dependent data to be 
explained. 
13. The depletion-layer avalanche model [8] was modified in the light of the experimental 
data, and used to explain the positive-polarity ESD data. An analysis of sub-avalanche 
conditions in the silicon allowed the requirement for depletion-layer avalanche to be 
justified. The polarity-dependent breakdown in CMOS and SOS devices was explained 
in terms of the difference in capacitive-loading conditions which Chapter 4 showed 
to prevail under positive and negative conditions. 
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Chapter 7 
Mathematical Model of Oxide Wearout. 
7.1 Introduction 
The experimental investigations of Chapters 5 and 6 have shed some light upon the 
qualitative nature of oxide breakdown over a wide spectrum of experimental conditions. The 
principal conclusions can be summarised as follows: 
1. When an oxide is abruptly exposed to a large electric field (- 1OMWcm), a time 
delay td elapses prior to the beginning of Fowler-Nordheim tunnelling injection. The 
delay time decreases with increasing electric field, but is unaffected by variations in 
temperature and illumination. The delay is probably caused by transient electron 
trapping/de-trapping in neutral trap states (NTS). 
2. When exposed to a prolonged electric field stress, the tunnelling current decays with 
time. This is probably caused by electron trapping in the much slower coulombic- 
repulsive trap (CRT) states. 
3. The two charge-trapping mechanisms divide the tbd vs. F curve into three distinct 
domains, which have been denoted Regions 1,11 and III. Region III breakdown is 
dominated by the tunnelling time delay td, while Region I failure is dictated by CRT 
electron trapping. Breakdown in Region II is associated with an oxide space-charge 
in dynamic equilibrium. 
4. The boundary between Regions I and III appears to coincide with the critical current 
J,, between 'ductile' and 'brittle' failure [1]. 
Since oxide damage accumulation cannot begin until t>td, the standard 'causal, 
equation is inapplicable under short time-scale stress. A modified causal equation, 
which only integrates damage for t>%, was therefore proposed. 
6. The ESD breakdown criterion can be described in terms of a critical oxide voltage 
VFNand a critical tunnelling current I.,, *. Only if these criteria are met can the limited 
ESD pulse charge support breakdown. 
7. Positive polarity breakdown in an unilluminated p-substrate device can only result 
from avalanche conduction in the Si depletion layer. 
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The present chapter extends this understanding on a quantitative level and develops 
a mathematical model of the oxide wearout process. For the sake of simplicity, the analysis 
is limited as much as possible to the following data sets obtained from NMOS devices: 
NMOS ESD data for variable C, (Fig. 6.11) 
(ii) NMOS ESD data for variable R2 (Fig. 6.12) 
(iii) NMOS constant-voltage data (Fig. 6.13(i)) 
OV) NMOS constant-current data (Fig. 6.25). 
Ile chapter begins by assuming a simple working model of dielectric wearout, based 
upon the results of Chapter 6. This theory is used to develop analytical models of breakdown 
under constant current, constant voltage and ESD conditions. The model predictions are then 
compared with the various data sets. 
7.2 Analytical Model of Oxide Wearout 
The earlier parts of this chapter are based upon the 'causal' model of oxide wearout, 
modified in order to account for the tunnelling time-delay td (see Section 6.4.2). Chapter 6 
showed that if damage begins to accumulate at t=td then the causal equation must be re- 
written 
t" 
c(F) 
The time-to-breakdown function r(F) shall be given the trial form [2]: 
I 
-ro eF 
7(2) 
where ro and y are constants. Finally, the oxide injection current density J (for t>0 will be 
assumed to follow the Fowler-Nordheim equation 
BB 
J= kF 2C F. Jo eF 
7(3) 
where k and B are constants, JO is approximately constant over the limited field-range 
applicable to breakdown and F is the average oxide field given by V,,, /T, (Appendix A gives 
the derivation of this latter formula). It should be noted that this theory only applies to the 
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short time-scale wearout behaviour (Regions II and III), since it contains no model of long 
time-scale current decay. The modelling of Region I breakdown is considered later in the 
chapter. 
7.3 Analytical Model of Constant Voltage/Constant Current Breakdown 
Constant voltage breakdown can be modelled by a simple corollary of Eqns. 7(1-2): 
if F (and hence r(F)) remain constant with time then Eqn. 7(l) can be re-written 
1 
tbd(F) = To eF+ td(F) 
7(4) 
Assuming that the field-dependence of td(F) is known, tbdcan be modelled as a function of 
F. If tbd >> td (as in Region II) then Eqn. 7(4) becomes tbd=-ro. exp(-y/F). 
Cuffent-induced breakdown can be modelled by transforming Eqn. 7(l) from the time- 
domain to the charge-domain. This is achieved by changing the variable of integration from 
t to Q.. (=J x t), 
ot" Qu 
dt r (Jdt) d Q,, 7(5) 
-r(F) J JT(F) t-fd 0 
OV) 
where the charge-to-breakdown function OQ) =jx 7-(F(J)) can be obtained by combining 
Eqns. 7(2-3), i. e. 
1 1-1 
ro jB jB 7(6) 0 
Hence'under a constant cuffent J, Eqn. 7(5) can be re-written 
1 1-1 7(7) Q6d(J) = E) (J) = ro JOB JB 
Having obtained analytical expressions for ýdand Qbdas, functions of F and J, the next 
stage is to fit these equations to the measured data. For this purpose, the peak (i. e. Region 
H) negative polarity injection current was measured in NMOS transistors as a function of 
field. This was performed using the HP4145B parametric analyzer (Section 4.2.2.1) in time- 
domain mode (Fig. 7. I(a)) and the values of k, JO and B were determined by fitting Eqn. 7(3) 
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Fi*gure. 7.1: Correlation between analytical breakdown model and Region II experimental 
data. 
to the data (see Fig. 7.1(b))'. Secondly, the slope and intercept of the log(Qw) vs. log(j) 
curve in Region II yield (1--y/B) and rj, ýB, allowing the computation of -y and ro 
(Fig. 7.1(c))'. The overall consistency of the model was then verified by comparing the 
experimental tbdvs. F data in Region H with the model equationtbd=70e /F . The results are 
plotted in Fig. 7.1(d), which show that the model curve barely sIdms the upper limit of the 
data distribution. This error may possibly be associated with the fact that much of the data 
used to calculate JO and B (Fig. 7. I (b)) was measured using fields in Region I. However, the 
predicted log(tbd) vs. F curve has the correct approximate slope, and is shifted by little more 
than 300kV/cm. from the centre of the distribution (a field which corresponds to only 1.2V 
1. B and k were obtained from the slope and intercept of the log(J/F) vs. 11F plot. JO 
was then adjusted to give optimum correlation of J=Joe-" within the data field. 
2. The Qbd vs. J data was reproduced from Fig. 5.32. The data points in Fig. 7.1(c) 
represent the mean values of Qbdobtained for each injection-current level. 
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across a 40nm oxide). 
Fig 7.1 contains all the parameters obtained from the above analysis. These 
parameters should not be regarded as a hard and fast characterisation of the data, particularly 
in view of the sparseness of the Region H constant current data and the wide experimental 
scatter. They should merely be regarded as plausible parameters, which provide a tolerable 
fit with the experimental data (allowing for the existence of large statistical variations in 
device properties). 
02 
V2 A. J * ox 
R2 
c 
ox 
cx cl ct 
Vav 
Figure 7.2: Equivalent circuit model for ESD System. 
7.4 Analytical Model of ESD Breakdown 
VFN 
Chapter 6 concluded that during an ESD event (in which the charge is limited to the 
order of 180nQ, breakdown can only be supported if the following criteria are met: 
a. The oxide voltage V,. must be raised to the threshold VFN for Fowler-Nordheim 
tunnelling. 
b. A critical threshold current I.,, * = A. J,. * must be forced into the oxide under the 
Fowler-Nordheim tunnelling mechanism. 
The following section quantitatively extends this understanding and develops an 
analytical model of ESD breakdown. This model is based upon the equations presented 
earlier in this chapter. Fig. 7.2 shows a general equivalent circuit model for the ESD system. 
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The voltage source V.,, represents the silicon surface depletion layer in its avalanche 
condition. If no surface depletion layer exists (as under negative polarity stress), V.,, is 
simply set to zero. 
V(t) 
A. J(t) 
ov 
Figure 7.3: Equivalent circuit model for low-R2 ESD breakdown. 
7.4.1 Low-Resistance Breakdown 
7.4.1.1 Breakdown Voltage Threshold 
The ESD analysis begins by considering the low-resistance situation (R2- kf)), for 
which the breakdown voltage is largely independent of R2 (see Fig. 6.12). Since the pulse 
rise-time constant (r, 6. -R2Q is substantially smaller than the tunnelling time-delay td, the 
voltage across R2decays to zero long before the start of tunnelling. Additionally, the voltage 
dropped across R2by L,, *(- 0. ImA) is only about 150mV, and can therefore be neglected. 
Hence V, and V2may therefore be considered equal throughout the pulse decay, and the 
pulse-system capacitances C,, ta e ., 
C, and C, may be replaced by a single equivalent capaci nc 
czys=(C. +C, +Q. 
Tbe resulting equivalent circuit model is shown in Fig. 7.3. According to this model, 
the pulse voltage decay profile V(t) is governed by the differential equation: 
m dV 
2 
Cso Tt + C. " dt -A 
k) exp 7(8) 
and since V.., is constant, the L. H. S. of Eqn. 7(8) can be re-written (CY, +C. JdWdt. Solving 
this equation together with the boundary condition VQ =V,, (where V, is the effective pulse 
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Figure 7A ESD oxide wearout behaviour predicted by low-R2 Model- 
voltage magnitude) yields the following expression for V(t) 
V(t) = Vay + 
J3 T. 
T.,, 
7(9) 
log, e v- - v., 
AkB(t-td) 
(cm + Cox) TOX 
Ibis allows the computation of the oxide field profile F(t)=[V(t)-V,, ]/T.,,, which may be 
combined with Eqns. 7(1-2) in order to determine the breakdown criterion. For this purpose, 
it is convenient to define the darnagefinction s(t): 
dt y (t) =: 
1f 
e-'() dt 7(10) 
Id r [F(t)] -ro tj 
such that s(tbd) = 1. Inserting the ESD field profile into Eqn. 7(10) yields 
AkB(t-td) 
(B Y) T., 
s( t) = 
(Csys + Cox) Tox 
e V. - V. +A-e (VI - V. ) 
7(11) 
AkTO(B - y) 
.ý 
(CSO + COX) Tox) 
and hence the total damage S, (Vj inflicted by a complete ESD pulse of effective magnitude 
V. is given by 
+ Cox) - 
(y B) T., 
S, (V. ) e Ve - V. 7(12) A kro (y - B) 
Fig. 7.4(i) shows the S, vs. V, curve predicted from the data in Fig. 7.1 using Eqn. 7(12)). 
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Since a JV increment raises S, by two orders of magnitude, pulses below the breakdown 
voltage inflict negligible damage upon the oxide (see also Section 6.2.3). it is therefore 
possible to define the effective breakdown voltage V, * such that St(v, *) =1, yielding 
ve *=V. " 
(y -B) T.,, 
log, 
'(Cjr+Cox) 
A kro(y -B) 
=V +HT..,, 
log, + 
csw 7(13) 
COX 
)I 
where H=-y-B and CO, =cOe.,, AM,.. Hence the oxide breakdown voltage V.. *=V. *-V,., can be 
written 
VO 
x- = 
HT.,, 
log, "0 "D 1+ 
CSYS)I 
T TO COX 
7(14) 
Thus the breakdown voltage of a given oxide of given thickness T.. ' depends solely upon the 
ratio of the oxide capacitance to the pulse-system capacitance. Fig. 7.4(ii) shows that even this 
dependence is not particularly significant. The predicted values of V.,, * do however agree 
roughly with the V.,, *, values predicted in Fig. 6.39. 
Since avalanche breakdown in the NMOS structures only occurs under positive stress, 
the positive and negative breakdown thresholds V, *ý") and V,, *("') are related by the formula 
V0 (Pos) V0 (nes) + 7(15) 
9e 
Vav 
, (.. suming that the value of V,. * is polarity-independent). 
The circuit model of Fig. 7.2 can be used to determine the applied ESD pulse voltage 
Vbjassociated with a peak oxide voltage of V.,, *. Since during the pulse risetime, the total 
charge Vbd(C. +Cl) must be shared out between the capacitances C., C1, C, and C.,,, the 
following charge-balance equation can be written 
(Cx + Cl) Vbd ý' (Cx + Cl + Ct) 
(Vox* 
+ Vav-) + Cox Vox 
which may be re-arranged to yield the following expression for Vbd: 
'bd + 
C. + Cý) 
, 
Ox, 
Ct ) 
C. + Cl 
7(16) 
7(17) 
Fig. 7.5 compares the experimental Vbdvs. C, data with the predictions of Eqns. 7(17). 
The solid curves were calculated using the capacitance-values measured in Section 4.2.3.1 
(adjusting V.,, * and V,,, for optimum correlation). Although the prediction is reasonably 
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Figure 7.5: Comparison of low-R2 ESD model with experimental Vbd vs. C, data. 
accurate for large values of C1, the accuracy is lost for C, < 100pF. 
The dashed curves represent the model predictions obtained by elevating C. to 25pF. 
The accuracy of these latter curves suggest that the source of the error lies in the 
characterization technique used to determine C,,. The fact that the optimized value of V. * is 
somewhat lower than its predicted value (see Fig. 7.4) may be related to the similar error in 
the constant voltage model (Fig. 7.1(d)). However, the fact that a single value of V.. * is 
suff1cient to model breakdown across the whole C, range shows that the breakdown threshold 
is capacitance-independent (see Fig. 7.4(ii)), suggesting that the model is basically correct. 
A curious feature of this model is that it can create the illusion that breakdown is 
energy-dependent: If the stray capacitance C., was not known to exist, the total pulse energy 
I for breakdown Aj might be supposed to equal 'hCVbd2, yielding the following expression 
for Vbd: 
E-Ebd 
Vbd 
cl 
7(18) 
Fig. 7.6 shows how the Vbdvs. C, curves predicted by Eqns. 7(17) and 7(18) can correspond 
closely to each other across a wide range of C,. It is probably this coincidence which led 
earlier workers to the false conclusion that ESD breakdown is thermally activated [3]. 
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7.4.1.2 Thne-to-Breakdown 
Eqn. 7(I 1) allows the time-to-breakdown tbdto be expressed as a function of the ESD 
pulse voltage. Setting s(tb) =I and solving for tbdproduces the expression 
(y -B) L. -BBT.. 
ý 
) 
v-v _ Ak-ro(y-B) 7(19) tbd ý td + 
(Csys + Cox) Tox 
eev, - v-, AkB U 
(Cso + Cox) Tox 
j 
which may be simplified to yield 
B 
ir-- H T_ H 7(20) 
0 V.. V; 
. 
I- tbd td +0 
He v- 
(e 
eev., B 
where V,,. is the peak oxide voltage. When V,,, >> Vx*$ Eqn. 7(20) can be simplified further 
to give 
tbd *' td + 'CO'e v« = td +T( 
voxý 7(21) 
FTOX ) 
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Figure 7.7: Time-to-breakdown vs. oxide voltage under ESD conditions. 
Fig. 7.7 shows (ttd-O vs. the oxide pulse voltage V.., for two values of Csys/Cox, The 
value of (tbd-td) clearly follows the 7--function until a fraction of a volt below V.., *, at which 
point it rises rapidly to infinity (at Vx=V.,, ). Hence the longest measurable valueOf 4d 
(denoted t.. j is approximately equal to the sum of td and the value of r at V,,. The 
discontinuous rise in tbdbelow this point creates the illusion that breakdown is not causal at 
all, but entirely voltage-dependent and time-independent. 
7.4.2 High-Resistance Breakdown 
7.4.2.1 Voltage Pinning Model 
As R2exceeds the order of about 100M. AJOx . R2becomes significant, causing V, and 
V2 to diverge during the pulse-decay. This undermines the assumption upon which Eqn. 7(8) 
is founded, invalidating the above model. The sharpness of the Fowler-Nordheirn tunnelling 
curve (Fig. 7.4(ii)) suggests that it can be represented by an ideal voltage-reference 'diode, 
the pinning voltage (Vm) of which can be conveniently defined as any typical value of V.,, *. 
Hence in order to support breakdown, the oxide voltage must be increased to the pinning 
threshold Vm and a critical current density J. x*, dependent upon CY, /C.,, . 
(see Fig. 7.4(ii)) 
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must be injected. 
Consider the equivalent circuit of Fig. 7.2. As the pulse is applied, charge is 
transferred from (C, +C. ) to C, and C,,,,, causing the voltage V, to fall (frqm its initial value 
VO), and V2to rise. When the oxide voitage reaches the Fowler-Nordheim pinning threshold, 
v V2 : -- Vav + FN 
and 
7(22) 
Vl'o'(Cx + Cl) = VO (Cx + Cl) - VFN Cox - Ct (VFN + V,, ) 7(23) 
where VIO is the value of V, at the exact moment the pinning threshold is reached. Since 
dV2/dt=d(Vlw+V., )/dt=O, the oxide injection current must equal the sum of the currents in 
R2 and C2, i. e. 
d V, V, (VI V2) I AJ = -(C,, +Cj)-ý-, C2 
± 
7(24) 
dt 
which may be re-arranged to yield the differential equation 
(Cx + Cl + C2) 
d V, V2 - VI 7(25) ýt P-2 
For the purpose of solving this equation, t=O will be defined as the instant at which V, 
reaches VIO. Under this boundary condition, the solution to Eqn. 7(25) becomes 
t 
VI W= V2 + 
(VI(o) 
- V2) e 
le 7(26) 
where re = R2(C, +C, +CD. Hence according to Eqn. 7(24), the injection current profile may 
be written 
-t 
A -J(t) =I.. 
where 
7(27) 
imal = 
(Cx + CIXVI(o) - V2) 7(28) 
R2 (Cx + Cl + C2) 
At the breakdown threshold, I.. must clearly equal A. J(, *. If this c te on is in into ri ri serted 
Eqn. 7(28) and VIOD and V2 are eliminated using Eqns. 7(22) and 7(23), the following 
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expression for VO=Vbdmay be derived: 
+c, +AJ,. * R 7(29) 
C2 
V. V. 
(i 
+ý VIM 2(1+ Cz + cl, Cx + clý x+C, 
in order to evaluate Eqn. 7(29), it is necessary to determine the value of J.. *. This can 
be achieved by considering the shape of the injection current profile J(t) during voltage 
pinning. According to Eqns. 7(27-28), J(t) is given by 
7(30) J(t) = J,,, e Tc 
where r,, =R2(C. +C, 
+C2) and J. = (C. +CI)(V, ('kV2)/Ar,. Hence the charge-injection profile 
Q(t) can be determined: 
(f) f J(t) dt = J. r, I- ,p rc (JMIX - J) 7(31) 
0 Tc. 
The total injectable charge is therefore given by Q(oo) = J., r,,, which must equal Qd in 
order to support oxide breakdown. Solving Eqn. 7(31) for J and inserting it into Eqn. 7(6) 
yields the following expression for the charge-to-breakdown function 
1(j 
- 
Q)1-IB 
0(Q) = To i', ' nmx TC 
which when inserted into Eqn. 7(5) yields 
S dQ TcB 
Q) -roy 
(ý; 
O- (x 
x 
B 
iox*- JO 
T0y 
- 
rr, BY) 
7(32) 
7(33) 
Substituting this expression into Eqn. 7(29) together with rc =R2(C, +C, +CD yields 
1+ +VGR mi 7(34) Vbd VFN 1+ +A 
(Cc+ Cl +c2 
Cz + Cl) C', + C, 
where 
B)B To y 7(35) mi 
yG 
'co 
1 Jo 
( 
By 
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It is clear that as Rj-,, O, Eqn. 7(34) resembles Eqn. 7(17), with V.. * replaced by VFN. Hence 
the high-resistance model presents a more general version the model of Section 7.4.1. 
7.4.2.2 Flield-Dependent (EINI) Breakdown 
The above expressions relates to breakdown driven by current in R2. If breakdown 
is field-induced via the capacitance C2, an alternative model is required. Assume that when 
vo is equal to the field-induced breakdown threshold Vbd, a voltage of VFN+V.,, is induced 
across the DUT at the moment the pulse is applied. If a constant charge-displacement exists 
around the circuit then: 
f(Cx+Cl)iCoxVFN+Cl( 
VFN + Va 
v+ 
CoxvFN+CI(VFN+ Vav), 
= 
VU 
7(36) 
C2 Cx+Cl 
Since the circuit resistance is limited to that of the bulk silicon (approx. 5000), the series 
voltage dropped by A. J,, * is negligible. Eqn. 7(36) can now be re-arranged to yield 
.v1+ -L 
vuf = vj; NI+L+V 7(37) 
ac Cx + Cl) ac Cx + clý 
where the coupling coefficicnt a, is given by 
C2 
cc 
C +Cl+c x2 
7(38) 
(Note that as Cý7*oo, the capacitive coupling becomes an open-circuit and Eqn. 7(37) becomes 
identical to Eqn. 7(17). ) The actual ESD breakdown data follows either Eqn. 7(34) or 7(37), 
depending upon which of the two predicts the lowest breakdown voltage. 
7.4.3 Comparison with Experimental Data 
7.4.3.1 Empirical Fitting of Models to ESD Data 
Fig. 7.8 shows the Vbdvs. R2curves predicted by Eqns. 7(29) and 7(32), fitted to the 
NMOS ESD data (reproduced from Fig. 6.12, using the average breakdown voltage for each 
value of C, or RD. The models clearly provide an accurate description of the data over a 
wide range of conditions. Particularly interesting is the sharp 'switch' between the two 
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F-Igure 7.8: Empirical fitting of ESD data to analytical model. 
breakdown models at R2ý10OMfl- 
The independently measured ESD circuit parameters (see Section 4.2.3.1) were used 
except that an anomalously large value of C2 (3.34pF rather than 1.029pF) was needed in 
order to fit the field-induced breakdown model to the high-R2 tail of the data. This 
discrepancy (together with the C,, discrepancy in Section 7.4.1.1) is believed to be due to 
inaccuracy in the characterization technique employed in Chapter 4. 
In fitting the model to the data, the values of 
VFN, V.,, G, and m, were adjusted to 
give optimum correlation. Table 7.1 shows all parameter values used. 
Table 7.1: Optimized Parameter Values 
Parameter Negative Polarity Positive Polarity 
VFW 38.952V 38.952V 
V14 OV 32V 
G, 0.005 0.007 
MI 0.555 0.419 
7.4.3.2 Comparison With Constant Current/Voltage Data 
Eqn. 7(35) allows the parameters m, and G, to be computed from the values of 10, ro, 
,y and B determined in Fig. 7.1. Fig. 7.9 shows the negative-polarity Vbd vs. R2 curve 
calculated from these parameters, compared with the experimental data. It is clear that the 
predicted breakdown thresholds are universally too large. 
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data. 
A possible explanation for this discrepancy is that Eqn. 7(29) predicts the criterion for 
breakdown under a single ESD pulse, rather than under an incrementing pulse sequence (i. e. 
a istep-test'). Although the two situations are identical in the low-R2 domain (see Section 
7.4.1.1), they are not necessarily the same under high-resistance conditions. 
If the current increment is AJ, then the total damage function S,, , q(n) 
for a sequence 
of n pulses is given by 
j r, BY SWI = 
(2 
J-'O' 
J) B 
r-o TO Y 
80a 
7(39) 
if a large number of pulses are required for breakdown then the summation in Eqn. 7(34) may 
be replaced by an integral, i. e. 
s1 Tc 
B1 rc B2 
. wq 
f J"dJ 7(40) 
0 
Ai 
AJ - -r Oyi 
)0Y 
Jj (y + B) j 
where Jý. is the maximum current of the pulse sequence. According to Eqns. 7(18) and 
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7(23), the current increment AJ corresponds to an applied voltage increment AV of 
AV =A -AJ- 
R2 (Cx + Cl + C2) 
7(41) 
Cx + C, 
The breakdown criterion clearly requires Sseq =1 at J. Eqn. 7(40) may be re-arranged 
to yield an expression for This may be combined with the appropriate expressions for 
Aj (from Eqn. 7(4 1)) and r, [ =R2(C, +CI+C2)] to yield 
iox 
A V. 
B 
Y+B 
T (y + B)l 7(42) Cx + C, OyJo 
R2+C+ C2)2A B2 2 (Cx II 
This may be inserted into Eqn. 7(29), to yield the following breakdown voltage expression 
1+ +V(c c+Cl 
+c2 )1"2 M2 
Vbd = VFN 
( 
Cx + Cl) ,( 
1+ 
Cx + clý 
+AR2(A V) 
P' 
( cx + Cl)n2 
G2 R2 
7(43) 
where 
M2= y-B n2 =y; P2 =B 7(44) 
y+B y+B y+B 
and 
yB 
B y+B 
G2 
To Y Jý 
2y 
+B) 7(45) 
B 
However, Fig. 7.10 shows that although this new development to the model does 
significantly reduce the predicted values of Vbdfor large R2s, the reduction is not sufficient 
to explain the experimental data. 
Fig. 7.11 (a) provides a clue as to a possible reason for this inconsistency: The left- 
hand graph shows total ESD charge Qt, ý vs. peak injection-current (J. J, superimposed 
upon the Qbdvs. J data from Fig. 7. I (d) (for 
Vbd < Vbdf). For the former curve, the total ESD 
charge was determined using the expression: 
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Figure 7.10: Comparison of pulse-sequence HBM voltage pinning model and experimental 
data. 
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vui, &v 
1 (cx + Cl) 
V2 7(46) E (C, +C, )r-AVW -W A r-I A 2-AV 
while the peak current was given by Eqn. 7(28). The resulting graphs show that the constant- 
current Qbd is more than an order of magnitude larger than its ESD counterpart. This 
eliminates the possibility that the discrepancy arises from minor errors in the estimation of 
parameters. Since there is no reason to doubt the methods used to determine Qbdand Q., the 
discrepancy may be due to an underestimation of the peak ESD by a factor of 101-67 (see 
Fig. 7.11(a)). According to Eqn. 7(28), a times 10" increase in J,,,, may be modelled by 
scaling R2by a factor of 10-'-7. Fig. 7.11(b) shows how such scaling eliminates nearly all of 
the discrepancy between the model and the data. Hence a physical justification for the 
enhancement of J.. would lead to a fully consistent model of breakdown. This problem is 
addressed in the following section. 
7.4.4 'Enhanced Injection' Model of High-Resistance Breakdown 
The expression (i. e. Eqn. 7(28)), from which the peak ESD current was determined, 
assumes that the Fowler-Nordheim current imposes an ideal voltage clamp. However, the 
finite tunnelling time-delay tdmay cause the oxide voltage to overshoot its pinning value, 
creating a temporarily enhanced injection current (Fig. 7.12(a)). The large voltage sensitivity 
of the tunnelling current (see Fig. 7.1(b)) may result in an enhancement of more than an order 
of magnitude, providing the current magnification required for correlation (see Fig. 7.11). 
The oxide voltage overshoot observed in the ramp-voltage profiles of Fig. 6.27 adds credence 
to this theory. 
The overshoot mechanism is illustrated in Fig. 7.12(a), in which the time delay 
between the oxide voltage reaching VFNand the onset of tunnelling is assumed to be equal 
to the tunnelling time-delay td. If the 'ramp-rate' r (=dV,,, /dt at V, )x=VFN) remains 
approximately constant throughout %, then the peak oxide voltage V. xmax (at the end of td) is 
given by the expression 
= VFN +r- td 7(47) 
Simple circuit theory shows that the ramp rate r and the applied pulse voltage VO are related 
by the equation 
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Figure 7.12: Illustration of td-induced overshoot model. 
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+ Cý r 
7(48) 
If a critical value of Vxnax is required to support breakdown, then the breakdown criterion 
may be expressed in terms of a critical ramp rate r=r, which corresponds to Vo, ý'" = V" 
I-lence the breakdown voltage may be written 
+ R, Vbd V", 
(I 
+ 
Cz + C, 
+ V., 
(I 
+ 
Cx + cl) 
(C, + C.. )(1 + 
cx + C, 
+ C2 
1r 
:0 7(49) 
In order to obtain. an analytical expression for V.. *, the section of the circuit model 
(Fig. 7.2) to the right of R2must be assumed to act in isolation. The oxide breakdown voltage 
for such an isolated circuit can be determined from Eqn. 7(14), setting Cy, =C,, i. e. 
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Pulse Voltage = Vo 
(y -B) T ,, x vo*x 
co ec 7(50) log, 
k -ro (y 
= 
B) + 
')I 
COX 
. 1T. ence Eqns. 7(47-50) may be combined to give a complete model for the single-pulse 
breakdown threshold. 
However, if the oxides are subjected to a step-test, the damage inflicted by sub-critical 
pulses needs to be included in the model. As in Section 7.4.3.2, the total sequence damage 
S., 4is given 
by summing all the pulse damages throughout the sequence, i. e. 
VLI, &V.,, 
ccHT. 
s 
seq 0 ox er -A V., 7(51) k -ro (y - B) 
where V,. P and AV.,, are the peak voltage in the sequence and the voltage resolution (as they 
appear across the oxide, see Fig. 7.12(b)). For a large number of pulses, the summation may 
be replaced by an integral: 
I co Cox ) 
Y., (y - B) Tx 
7(52) Sseg -AVk 
To (y - B) 
+ -s- 
fe V- d Vo.,, 
COX 0 
Assuming that most of the oxide damage occurs when V.. is in the vicinity of VFN, the 
integral in Eqn. 7(52) can be approximated: 
vp (Y - B) T. vp (y - B) T,. (y - B) Tx ex ox 2 
ev dV 
2fIvdV.. V; w e V. 
p 7(53) f V; N 
-2 
e 
(y - B) To, 0o Vo- 
When V.. P is equal to the sequence breakdown voltage V.. *(v4, S. must be equal to 1. 
Substituting these values into Eqn. 7(53) and combining the result with Eqn. 7(50) yields the 
following expression for V Ox 
*(seq) : 
vv 
vox* ax seq 
V, 
x* + 
v. 
where V,,. ' is the single-pulse breakdown voltage (Eqn. 7(50)) andVq iSgiven by 
7(54) 
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(y - B) T.. vseq 
V2 7(55) FN 
oge 
(y B) A 
Ile relationship between V,, ý' and VO can be determined from Eqns. 7(47-48), and hence 
AV.,, can be shown to be given by given by 
td-AV 
A vox =- 7(56) 
1ý2 
((Ct 
+ Cox) 
(1 
+ 
Cx + C, 
+ C2) 
where AV is the applied pulse voltage resolution. All these equations may now be combined 
in order to produce an expression for Vbd. 
Fig. 7(13) shows the curves predicted by the single-pulse and pulse-sequence models, 
assuming td=20lis (see Fig. 6.14(c)). The multiple-pulse model akrees reasonably well with 
the experimental data, although its slope is generally too large. This error may be due to the 
fact that the model assumes that tdis constant, while in practice it is known to vary slightly 
witli experimental conditions. 
0 
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Figure 7.13: Comparison between 'critical-overshoot' model and experimental data. 
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FIM Model 
7.5 Summary and Conclusions 
I The analysis in Section 7.4 has shown how low-resistance (i. e. HBM or MM) ESD 
can be modelled in terms of the discharge of a single capacitance into a Fowler-Nordheim 
junction. The results are consistent with the experimental data, indicating a sharply defined 
breakdown voltage Oargely independent of stress conditions), below which the oxide remains 
robust and above which the oxide wears out very rapidly. However, the model assumes that 
the oxide displacement current is independent of any perturbation of the oxide space-charge 
during stress. Simple theory shows that if the electron traps are concentrated in a charge 
sheet positioned x, from the cathode, then the displacement current is given by 
C,,. dV.. /dt + q. (T ... 
/x, 71). dn/dt where n is the trapped electron density. The neglecting of 
the latter term and the subsequent simplification to C..,. dV,., /dt appears to be justified by its 
successful application in Section 6.5.3 to the calculation of ESD charge injection (i. e. the 
extrapolated injection charge in Fig. 6.35 remains zero prior to breakdown). 
Section 7.4.2 developed a model of high-resistance (100kg < R2< 100MO) breakdown, 
based upon the assumption that the Fowler-Nordheim current pins the oxide voltage 
throughout the pulse decay. Parameter optimization produced excellent correlation with the 
experimental data under both positive and negative polarity conditions. The extremely high 
resistance data (R2> lOOMQ) were also successfully modelled in terms of a field-induced 
ESD pulse propagated via the parasitic capacitance C2. The optimized parameters were, 
howevert wildly inconsistent with their corresponding values measured from the constant 
current/voltage stress data. This anomaly was solved by including the cuffent-enhancement 
effects of the oxide-voltage overshoot associated with the tunnelling time-delaytd. 
The optimized values of the parasitic capacitancesC2and C. were also significantly 
greater than their corresponding values measured during circuit characterization (Table 4.2). 
It seems most likely that this anomaly is due to an inaccuracy in the characterization 
techniques employed in Chapter 4. For example, it may be that the parallel OR model of 
the oscilloscope probe is not fully adequate under high-frequency conditions. 
The next logical stage in this work should involve the development of a more detailed 
model of oxide breakdown based upon physical principles, and the comparison of the results 
with the analytical model of Section 7.3. This model must firstly include the effects of CRT 
trapping/de-trapping upon the oxide charge profile. A first attempt at such an analysis has 
already been performed by the author [3] and the paper is reproduced in Appendix C. 
Although this model produced some excellent results, it was based upon the assumption that 
field-assisted thermionic emission (i. e. the Poole-Frenkel effect) governs de-trapping. The 
observed temperature dependence of td (Fig. 6.18) presents a strong argument against this 
theory, suggesting that trap-to-band tunnelling and/or trap-to-band impact ionization (TBII) 
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are the genuine mechanisms. Although TBII has already been used by Avni and Shappir [4] 
to model steady-state trap occupancy, no time-domain analysis has (to the author's 
knowledge) been published. 
Finally, the dielectric wearout mechanism itself must be modelled. Chapter 6 
concluded that wearout was probably the result of hole-charge generation and trapping in the 
cathode. These holes are probably generated at the anode by the emission and decay of 
surface plasmons [4], and tunnel back into the oxide via the Si-SiO2 potential barrier. 
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Chapter 8 
Latent Failure and Parametric Drift 
in Damaged MOS Devices 
8.1 Introduction 
So far, this thesis has concentrated on the causes of dielectric failure in MOS 
structures, rather than the effects of the subsequent damage. This chapter is therefore devoted 
to studying the impact of ESD damage upon device and circuit performance, with particular 
reference to Latentfailure and parametfic dfift. 
The concept of 'latent' or 'walking-wounded' failure has already been introduced in 
Chapter 3. To recap, a device may receive an ESD pulse during fabrication, which causes 
it to sustain sub-catastrophic damage. Such a device may pass a functional quality inspection, 
enter the field, and fail prematurely during working life. The possible consequences of such 
failure have prompted considerable experimental work over the past decade: In the 1980s, 
McAteer et al. [1,2] confirmed that sub-catastrophic ESD can reduce the reliability of 
electronic components. Crockett's experiments on packaged CMOS [3] showed that low- 
voltage (1kV) ESD pulses rendered devices more sensitive to subsequent high-voltage 
(2.5kV) stress. Later work by Aur et al [4] showed a reduced hot-electron reliability in 
MOSFETs subjected to ESD pulses. 
Another consequence of sub-catastrophic ESD is parametric drift, i. e. the variation 
of the operational parameters of a damaged device. Holmes [5], for example, showed that 
an ESD pulse below the breakdown threshold produced a negative shift in the strong- 
inversion threshold voltage VT. This was often sufficient to drive enhancement mode 
MOSFETs into depletion mode, causing logical malfunctions. Several other workers [6-8] 
have found that ESD-induced oxide breakdown distorts a MOSFETs IN characteristics, 
causing a range of degradation modes, ranging from reduced-g. characteristics to a total loss 
of transistor action. Fig. 8.1 shows these degradation modes as observed by Amerasekera & 
Campbell [6]. Soden and Hawkins [8] found that gn, reduction in CMOS circuits is 
accompanied by an increase in the supply current, introducing a battery-failure hazard in 
portable equipment. These phenomena were also predicted by Syrzycki's theoretical analysis 
[9]. 
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The present chapter examines the relationships between latent damage and 
characteristic variation. Attempts are made to correlate parametric drift and oxide wearout 
in MOSFETs subjected to ESD. The degradation of wallcing-wounded devices to catastrophic 
failures under working voltage conditions is also studied. 
a. Undamaged MOSFET c. Linear (Resistive) Failure 
b. Reduced Choracteristic 
ld I 
vg,. 6v 
Vgs- 4V 
V93- 2V 
Vds 
10 
Xds 
d. 'Diode' Foilure 
-vg,. 6v 
- V9 ,w 4V 
-Vgs- 2v 
Vd 
Figure 8.1: MOSFET Faulure Modes idenfified by Amerasekera & Campbell. 
HP4145B 11 Is I 10 11 1 Parametric 
Analyser 
10 11 1 Microscope 
FL2 - ------- 
Hartley 
'AutoZap' Microprobers 
ESD I 
Generator Wafer 
Wafer Chuck 
Figure 8.2: Block diagram of the experimental apparatus. The device may be switched 
between the 'AutoZap' ESD source and the HP4145B parametric analyser. 
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8.2 Apparatus 
Fig. 8.2 shows the apparatus used in these studies. The devices were tested at wafer- 
level using the chuck/microprober system described in Chapter 4. The Hartley 'AutoZap' 
(see Section 4.2.3.1) supplied standard HBM pulses, which were applied to the device under 
test (DUT) between the gate and the wafer substrate contacts. The effect of ESD upon the 
DUT's d. c. characteristics was observed using the Hewlett Packard HP4145B parametric 
anayser. Room temperature (approx. 250C) was maintained throughout the experiments and 
the DUTs were illuminated by the microscope illumination system during testing. 
(a) Circuit Diagram of MOSFET Array Structure 
. 14 droins am, 
Substrate 
(b) Physical Dimensions of Test Transistors 
Type d1 d2 d3 d4 d5 d6 d7 d8 
NMOS E) W-25 W-32 
W-35 W-42 W-46 W-63 W-40.8 W-102.9 ( L-3.5 L-3.5 L-3.5 L-3.5 L-3.5 L=3.5 L=3.5 L=3.5 
NMOS(D) W-25 W-32 W-35 W=42 W=46 W=63 W=40.8 W=102.9 L=3.5 L-3.5 L-3.5 L=3.5 L=3.5 L=3.5 L=3.5 L=3.5 
(W = channel width, L= channel length. all dimensions in micrometers) 
irigure 8.3: (a) Interconnection of devices in array structure, (b) Device dimensions. 
8.3 Test Samples 
The bulk-silicon NMOS wafers are discussed in Chapter 4. The transistors, which 
were both D and E-Mode, were fabricated in arrays of eight (denoted dl-d8) with common 
gate and source terminals and individual drains. Since the ESD pulse charge (CiV. ) may not 
be evenly distributed between the device gates, each array was analysed as a single unit 
rather than a set of independent structures. Although this adds an unfortunate complication, 
it simulates an actual i. c. input in which many gate structures are connected to a single pin. 
Fig. 8.3 shows a circuit diagram of the interconnections, together with the dimensions of the 
various structures. 
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source gate 
Saturation Region --*-- 
Slope gm 
Linear Region 
VT Gate-Source Voltage 
Fligure 8A Extraction of VTand g, parameters from MOSFET transfer characteristic. 
8.4 Sub-Breakdown Latency and Parametric Drift 
8.4.1 Experiment 
The initial phase of this study concerned sub-breakdown ESD damage, i. e. latant 
damage produced by ESD pulses below the oxide breakdown voltage threshold Vbd. 
parametric drift was characterised in terms of the transconductance & and the strong- 
inversion threshold voltage VT. These parameters were defined as the gradient and intercept 
of the Idvs- V,. curve in the saturation region (Fig. 8.4). V& was held at 7V during this 
experiment. 
The experiments were performed using NMOS E-mode transistor arrays. Each 
device in each array was characterised in terms of its initial transconductance g. (O) and initial 
threshold voltage VT(O). Negative polarity ESD pulse sequences were applied to the gate 
structures and g, and VTwere measured for each device after each pulse. The process was 
continued until oxide breakdown was observed in terms of a finite gate current ý.. 
The data was then processed in the following manner: The values of g. and VT for 
each device after each pulse were expressed as a percentages of g. (O) and VT(O), yielding 
the percentage values g. (%) andVT(%). The average values of g. (%) and VT(%) for all the 
devices in the array was plotted against the number of pulses n. 
Fig. 8.5 shows the resulting graph for 48.5V ESD pulses. While g. remains 
2pproximately constant prior the breakdown, it suddenly ra 
drops after breakdown (in agreement 
with earlier studies [6-81). The average value of VTdecreases during the pulse sequence, 
suggesting the occurrence of positive charge trapping - Although this agrees qualitatively with 
Holmes' results [5], the variation does not exceed 10% and the latent damage may remain 
undetected until breakdown. 
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Figure 8.6: Sub-breakdown parametric drift in NMOS enhancement transistor array 
subjected to -37.5V ESD pulse sequence. 
Fig. 8.6 shows - the results of an identical experiment performed using -47.5V ESD 
pulses. At this lower voltage, the latent damage per pulse is smaller than in the previous 
experiment and the array withstands a far greater number of pulses prior to breakdown (a 
further 20 pulses were required to cause failure). As with the -48.5V experiment, g. remains 
approximately constant while VTdecreases. However, the decrease in VTis not monotonic 
and exhibits noticable, fluctuations, suggesting that positive and negative charge trapping may 
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predominate alternately throughout the pulse sequence. Again the shift does not exceed 10% 
and is too slight to cause functional errors. 
The voltage dependence of latent failure was further examined by repeatedly pulsing 
NMOS array structures and noting the number of pulses n required to cause breakdown. 
Fig. 8.7 shows n plotted as a function of the ESD pulse magnitude VP, each data point 
representing the average value obtained from five structures. (These same data have already 
been presented in Fig. 6.7. ) The voltage 'window' AV,,, associated with significant latent 
failure can be conveniently defined as the voltage range between n= 10 and n=1, which is 
clearly in the region of 2V. 
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Figure 8.7: Pulses-to-breakdown n vs. pulse voltage Vp in NMOS E-Mode transistor 
arrays. Latent window AVw is defined as voltage range between n=10 and n=l. 
8.4.2 Theoretical Analysis 
The value of AV,., can also be computed using oxide wearout theory of Chapter 7. 
According to the model, the damage fraction S, produced by a pulse of magnitude VO is given 
by 
E T., 
St ( VO) 
CTox 
-eL 
Vo 
TOA kH 
8(1) 
where C is the total capacitance parallel to the oxide, A is the oxide area (i. e. 
C. + C, + C, + Cj, T,,. is the oxide thickness, L is the pulse attenuation factor due to capacitive 
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loading (given by [Cj+CJ/C) and ro, k and H are constants defined in Chapter 7. S, is 
defined such that S, =O and S, =1 represent virgin and failed devices respectively. S, is 
therefore approximately equal to 1/n, and the latent failure window can be re-defined as 
A Vla = Vol S. 1 - Vol S. 0.1 8(2) 
Combining Eqns. 8(l) and 8(2), together with the approximation e=0.1 yields 
A Vla = Vbd 1- 
HT.,, 
8(3) 
H T.. 
ý +2L 
Vbd 
) 
where Vbd is the breakdown voltage magnitude (i. e. the value of VP for S, =l). Since 
C, +C. =106.607pF (see Chapter 4), T.. =40nm, H=1335.8MV/cm (see Chapter 7), 
C=117.23pF (independently measured) and Vbd=45V (Fig. 8.7), AVIt is approximately 
0.68V. Since the measured value was 2V (see Fig. 8.7), the prediction is of the same order 
of magnitude as the experimental result. 
8.5. Latent Damage and Parametric Drift in Damaged-Oxide Devices 
8.5.1 Experimental Procedure 
Results are reported for 64 NMOS transistors, of which 32 were E-mode and 32 were 
D-Mode. The devices, all of which conformed to their nominal specifications, had received 
no prior stress. The procedure was as follows: The devices were initially characterised in 
terms of their 1ý vs. V& characteristics and were then subjected to single ESD pulses of 
-20OVp -100V, +100V, and +20OV. One specemin of each array type was stressed at each 
voltage. The Id vs. Vd. curves were then re-measured and compared with the original 
characteristics. 
Since many of the devices were in a delicate walking-wounded condition immediately 
after stress, a characterisation method was required which subjected them to minimum 
measurement stress. The magnitudes of Vd, and V., were therefore limited to the range - 1V 
to 1V during characterisation. Fig. 8.8 shows typical characteristics of undamaged devices. 
The characteristics of some of the degraded devices were then re-measured using V,, 
ranges of 0 and V. -IOV, in order to examine the effects of worldng-voltage stress. Since V.. 
is common to all the devices in an array, only one device per array was subjected to such 
measurement. 
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Figure 8.8: Typical Id vs. Vd, characteristics of virgin NMOS transistor structures. 
8.5.2 Results 
ribe post-ESD characteristics were classified into the following categories: 
Group I- Unchanged characteristics (cf. Fig. 8.1[a]). 
Group 2. Characteristics with negatively-shifted VT. 
Group 3. Characteristics with reduced g., converging at origin (cf. Fig. 8.1 [b]). 
Group 4. Characteristics with reduced g. not converging at origin (cf. Fig. 8.1 [b]). 
Group 5. Linear resistive characteristics (cf. Fig. 8.1[c]). 
Group 6. Characteristics with zero g. (cf. Fig. 8.1[d]). 
Typical characteristics from each category are shown in Fig. 8.9. Groups 2-4 clearly 
belong to the 'waRing-wounded' category, while Groups 5 and 6 are catastrophic failures. 
The threshold-voltage variation in Group 2 was sometimes of the order of several volts, 
causing E-mode devices to become functionally D-mode. The transconductance reduction in 
Groups 3 and 4 varied between about 5% and 95 % (anything beyond a 95 % reduction was 
classed as a Group 6 failure). Fig. 8.10 shows which devices fell into each category. 
Many of the devices whose characteristics were re-measured using O<Vd. < 10V 
retained their stable walldng-wounded characteristics. Others, however, underwent further 
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NMOS D-Mode Transistors 
Pulse 
Voltoge d1 d2 d3 d4 d5 d6 0 d8 
-200V 1 2 2 2 
- loov 3 3 1 1 1 1 1 1 
+ loov 2 2 2 2 2 5 2 2 
+200V 2 2 2 2 2 2 2 5 
NMOS E-Mode Transistors 
Pulse 
Voltage d1 d2 d3 d4 d5 d6 d7 d8 
-200V 6 6 6 6 6 6 4 4 
- 100v 6 61 6 3 3 3 3 1 
+ 100v 3 5 2 3 3 3 3 5 
+200V 2 2 2 2 5 2 
Figure 8.10: Distribution of failure categories 1 to 5 in NMOS arrays. 
degradation during characterisation. Fig. 8.11 shows the characteristics of two walking- 
wounded devices (originally of Groups 2 and 4) after they had received three 
characterisations. These devices are clearly unstable under worldng voltage stress and 
therefore constitute a latent hazard. 
Further experiments were performed in order to observe this degradation phenomenon 
in action. Fig. 8.12 shows the transfer characteristics (1,1 vs. VgJ for an NMOS E-Mode 
device during the degradation cycle. Characteristics A and B were measured immediately 
before and after the application of a -80V ESD pulse, while characteristics C and D show 
the results of subsequent characterisations. Since characteristics B and C possess positive 
tmsconductnces (WjaVd), they must be classified as walldng-wounded states. However, 
characteristic D is clearly a catastrophic failure of Group 5 (see Fig. 8.9). Degradation is 
displayed by the spasmodic jumps of characteristics B and C, which cause the device to drift 
towards catastrophic failure under worldng-voltage stress. 
In a limited number of cases, repeated characteristic re-measurement caused an 
eventual return to transistor action (positive gj, introducing the possibility of no-fault-found 
(NFF) behaviour. In this recovered state, the transistors were extremely robust and could 
often withstand ESD pulses up to several hundred volts. However, these cases were rare and 
most catastrophically failed devices retained in their fault characteristics indefinitely. 
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8.5.3 Discussion and Modelling 
Dielectric breakdown in MOS oxides is believed to be accompanied by the intrusion 
of one or more filaments of polysilicon gate material into the SiO2 [8] (see also Section 
6.2.2). These filaments can form conductive paths between the source, drain and gate 
terminals, or between the gate electrode and the channel. The geometry and position of the 
filaments dictate the nature of the failure characteristics [9]. 
8.5.3.1 Qualitative Analysis of Failure Characteristics 
Group 2 characteristics are clearly extreme cases of the negative V-r drift encountered 
in Section 3. In these cases the positive-charge trapping was sufficient to drive E-mode 
devices into D-mode (or D-mode devices even further into depletion). Group 3 failures 
probably result from filaments connecting the gate to the source terminal. Since the filament 
resistance Rf forms a potential divider with the parasitic gate resistance 1ý, the effective gate- 
source voltage is reduced by a factor RW(Rf+P,, ), thereby reducing the effective 
transconductance by the same factor. 1 
The characteristic is uniformly scaled-down by the 
process and the characteristics continue to converge at the origin. 
Group 4 failures are most probably caused by gate/drain or gate/channel filaments. 
When V,, is high and V& is low, current flows in through the gate and out through the 
source, creating a negative Idfor positive V&. Hence the characteristics fail to converge at 
the origin. The g, reduction is caused by inversion-layer charge being sucked out of the 
channel region into the gate via the damaged oxide. 
Group 5 represents an extreme case of the gate-drain breakdown, when the current 
in the filament resistance Rf dominates the transistor drain current. Similarly Group 6 
represents an extreme case of gate-channel breakdown, where practically all inversion charge 
is removed via Rf. 
The spasmodic nature of characteristic shifts in Fig. 8.12 suggests thermal expansion 
of defects due to joule heating. As the power dissipation in a defect increases during a 
voltage sweep, the temperature increases quazi-statically until a critical temperature is 
reached. At this point the defect expands rapidly, reducing Rf, until a new equilibrium is 
reached. Since this transition is too fast for the parametric analyzer to measure, the 
characteristics appear to consist of discrete curves, punctuated by discontinuities. 
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8.5.3.2 PSpice Model of Failed Device 
A lumped-element model of a failed transistor was developed using the MicroSirn 
PSpice software. The methodology (which was based upon that of Syrzycki [9]) is illustrated 
in Fig. 8.13. Defect models #2 represents the gate/source and gate/drain filament structures 
described above. Since gate-channel breakdown (defect model #1) is accompanied by solid- 
state diffusion of n' doping into the channel region [9], a rectangular equipotential of 
dimensions L, x Wd, was placed within the channel, dividing the structure into three different 
transistors. The PSpice LEVEL 1 MOSFET model (i. e. first-order Shichman-Hodges model, 
see Section 2.3.2) was selected, together with VT= 0. (Although it assumes constant mobility, 
it easily applicable to the characteristics of Fig. 8.9, in which the fields are insufficient to 
cause mobility modulation. ) Fig. 8.14 show failure characteristics simulated using this model, 
together with the associated parameter values. (Note: the parameters Rf and 1ý were chosen 
arbitarily for these simulations and are not corroborated by any independent measurements. ) 
8.5.3.3 Effect of Degradation upon CMOS Operation 
Since the impact of device degradation upon logic operation is a complex subject, the 
present discussion is initially limited to the simple CMOS invertor (or NOT) gate. The left 
portion of Fig. 8.15 shows a graphical representation of the operation of such a circuit. The 
two transistor characteristics are superimposed and the operating points for 
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Figure 8.15: Schematic representation of the transfer characteristics of a healthy CMOS 
invertor Oeft) and CMOS invertor with 'walldng-wounded' n-channel transistor. 
a selection of input voltages are transferred to an input vs. output graph. The output clearly 
exhibits a logical 1 while the input is held at 0 and vice versa. 
The right portion of Fig. 8.15 shows the impact of a degraded (group 4) n-channel 
transistor on the gate operation. Although the output voltage is positively shifted, the logical 
inversion function is maintained. This illustrates how waWng-wounded failure is not 
necessarily detectable in terms of the circuit logic performance [8]. However, continued g. 
degradation causes the curve to shift steadily to the right until the circuit enters a 'stuck-at-11 
condition. Fig-8-16 illustrates the effects of linear catastrophic failure (Group 5) on a CMOS 
invertor. This type of failure clearly introduces a voltage-follower behaviour, irrespective of 
which device (n-channel or p-channel) has failed. 
The above findings help to illustrate the limits of digital fault analysis and location 
techniques. Several algorithms are avaliable, including the 'Wy-box' technique of Chen, Lee 
and Shen [10]. The M/y box is a conceptual logic element with three terminals, denoted P, 
N and Y (see Fig. 8.17). It is connected to the output of a CMOS device with P connected 
to the p-channel and N to the n-channel gate blocks. The logic states of P and N (logic 1 or 
0) indicate open and closed circuit paths to the supply rails Vddand V,. If P and N are both 
I or both 0 then the circuit is healthy and the output is 0 or 1 respectively. The n and p- 
channel transistor blocks can therefore be represented by gate-level circuits (according to 
rules laid down by Chen et al. [10]) and Fig. 8.18 shows the resulting representation of a 
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Figure 8.16: Schematic representation of the transfer characteristics of CMOS invertor 
gate with linear failure in p-channel transistor Oeft) and CMOS invertor gate with linear 
failure in n-channel transistor (right). 
CMOS NAND gate. 
Faulty logic operation can be represented as follows: If P=0 and N=1 then the gate 
output is simultaneously connected to Vddand V. producing an output of 1 or 0 depending 
upon which supply rail predominates. This condition is expressed by an M/y box output 
y =y. Conversely, if P=1 and N=O then the output floats, recalling its previous logic state. 
This is expressed by an M/y box output Y=M. 
Consider a CMOS NAND gate with a faulty n-channel transistor. Since a group 2 
fault creates a short circuit, it can be represented by setting one of the inputs of the lower 
AND gate in Fig. 8.18(c) to 0. Similarly a Group 6 (open circuit) failure can be simulated 
by setting the same gate input equal to 1. However, a Group 5 Oinear resistive) failure 
presents greater problems, since it implies a direct connection between the transistor gate and 
drain. Since the M/y box algorithm only caters for short- and open-circuits between drain and 
source terminals, the Group 5 failure lies beyond its scope. The improvement of logic-fault 
analysis techniques is therefore an open area for new research. 
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8.6. Summary and qonclusions 
The relationships between latent damage and d. c. parametric drift in ESD damaged 
MOSFETs have been studied both experimentally and theoretically. The following 
conclusions can be drawn from the results: 
Sub-breakdown ESD stress causes a negative drift in the strong-inversion threshold 
voltage. This phenomonen has been observed by many earlier workers [eg. 11] 
(although Greason [121 recently observed a positiveVTshift in negatively stressed n- 
substrate MOS structures). However, since the VT shift did not exceed 10%, the 
latent oxide damage was not readily apparent in terms of the device's d. c. 
characteristics. 
2. Although sub-breakdown latency is difficult to detect, the extreme narrowness of the 
latent failure window (determined by theory and experiment) suggests that it is 
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5. 
unlikely to be a major reliability hazard. Devices subjected to random-magnitude ESD 
are most likely to receive pulses greater than Vbd, causing immediate failure, or below 
VbrAVI.,, leaving them virtually undamaged. 
MOS devices with damaged oxides were found to exhibit either walking-wounded or 
catastrophic-failure characteristics. The former were shown to degrade into the latter 
under worldng-voltage stress, providing a latent failure mechanism. The 'jumpy, 
nature of the characteristic degradation suggested spasmodic defect expansion under 
Joule heating. 
The SyrzycId methodology [91 was employed in order to model the transistors at their 
various stages of degradation. The effect of degradation on CMOS operation was also 
examined. 
The results of this chapter were used to illustrate some limitations of the M/y-box 
technique for digital fault analysis [10]. 
222 
However, the reported experimental data is not sufficient to provide a complete 
picture of the degradation processes. This work merely demonstrates that damaged devices 
do degrade under worldng-voltage stress and suggests some explanations of this phenomenon. 
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Chapter 9 
Discussion and Conclusions 
9.1 Introduction 
This final chapter summarises the investigations recorded earlier in this thesis, 
discusses their scientific significance, and comments upon their relevance to the general 
advancement of semiconductor device technology. 
The chapter begins by analyzing the overall objectives of the research and then 
proceeds to evaluate the extent to which each area of investigation has contributed to the 
furthering of these aims. It ends by discussing possible areas for future research. 
9.2 General Aims of This Study 
Chapter 1 outlined of the history of microelectronics technology and showed how 
recent device miniaturization has led to a dramatic increase in the number of components per 
chip. Since a VLSI chip malfunction can be caused by the failure of any one of its 1,000,000 
transistors, there is an increasing demand for high-quality, high-reliability devices. To 
complicate matters, the continuous reduction of device dimensions introduces novel failure 
mechanisms, the physics of which are required to be understood. Without such a fundamental 
understanding, VLSI reliability optimization becomes something of a 'black art', relying upon 
empirical design rules and feedback from lengthy and expensive quality assurance tests. 
However, a sound theoretical model of the relevant failure mechanisms should (in principle) 
allow reliability to be 'built in' at the design stage, thereby eliminating the need for extensive 
performance feedback and process adjustment. 
ribe general aim of this thesis is to contribute towards the development of such a 
model. Since MOS is commonly used throughout present-day microelectronics, the research 
was limited to this technology. Resea ch was also con ined to reliability rather than yield rf 
problems, the latter term relating to time zero failures (i. e. devices which are catastrophically 
degraded as they leave the fabrication stage [11). All devices showing such failure were 
excluded from the experiments. 
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9.3 Literature Survey Chapters 
The thesis began by reviewing the current state-of-the-art in MOS reliability theory. 
Chapters 1 to 3 examined MOS device technology and its associated failure mechanisms. 
Gate oxide breakdown under electrostatic discharge (ESD) was finally identified as a fruitful 
area for the original research of the thesis. A better understanding of this mechanism may 
help optimise the design of protection-circuitry (whose ESD-blocking properties are not 
always perfect [2]), thereby assisting the development of a 'built-in' reliability strategy (see 
Section 9-2). 
Chapters 1 and 2 reviewed the theory and practice of MOS technology. Techniques 
for the growth of thermal SiO2 were described, together with its applications as a passivation 
layer and as a gate dielectric. The atomic and electronic structures were also briefly 
described and the nature of oxide defect sites was discussed. 
The theory of the MOS transistor was then examined. Since the range of available 
MOS-related devices is so extensive, the treatment given was somewhat limited. Attempts 
were made to include all the generic MOS-related structures, with the exception of the 
OPROM memory devices, whose ultra-thin tunnelling oxides place them in a somewhat 
different category. The basic 'first order' theory of the MOSFET was presented, together 
with the 'second order' effects of miniaturisation upon this model. 
Chapter 3 presented the results of an extensive literature survey on MOS failure 
mechanisms. This included both time-dependent and event-dependent failure due to intrinsic 
and extrinsic (i. e. defect-related) mechanisms. r1be sources of event-related stress were 
examined with a particular emphasis on ESD, which is known to account for a very large 
proportion of electronic failures. The physics of ESD and the various models developed to 
simulate it were examined. This study was augmented by a section on reliability 
improvement, examining such issues as static elimination, protection circuit design and the 
removal of extrinsic defects by screening. 
Although latchup, spildng, electromigration and hot electron injection were all 
covered, most attention was given to gate oxide dielectric breakdown, which seems to the 
most important and least understood MOS failure mechanism. The main generic theories of 
dielectric breakdown were described and discussed. The intrinsic and extrinsic breakdown 
modes were described, and the latter was explained using the statistical effective thickness 
model. 
The limited body of literature on short time-scale and ESD oxide breakdown physics 
was reviewed. However, the conflicting claims of the various workers, and the ambiguity of 
the experimental data led to the conclusion that future research was required. This area was 
therefore chosen as the main topic of the thesis. 
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9.4 Experimental Studies of Oxide Breakdown 
The aim of the preliminary experimental research was to characterise the full 
spectrum of breakdown phenomena between short-pulse/ESD time-scales and long time-scale 
dielectric wearout. Chapter 4 described and characterised the apparatus and test structures 
used for the experiments. The apparatus included a wafer-level microprober station, a d. c. 
parametric analysis system, a Hartley AutoZap ESD-pulse simulator and a 1GHz digital 
oscilloscope for monitoring short-pulse/ESD transients. The test samples were supplied on 
unscribed silicon wafers by four independent semiconductor manufacturers. (To ensure 
anonymity, these were denoted A, B, C and D). The structures included NMOS, CMOS, 
I-IMOS and silicon-on-sapphire (SOS) transistors, together with wide-area MOS-capacitors. 
The preliminary experimental program was reported in Chapter S. The study began 
by examining the uniformity of ESD oxide breakdown behaviour in the various structures. 
positive and negative polarity breakdown thresholds in NMOS, CMOS, HMOS and SOS 
were found to be reasonably consistent between devices selected from different wafers and 
different geographical wafer positions. The positive thresholds were, however, significantly 
greater than their negative counterparts. The MOS Capacitor samples from Supplier C 
showed a large degree of experimental scatter and were therefore excluded from any further 
experimen 
Further experiments investigated the sensitivity of the ESD breakdown thresholds to 
device areaq wafer temperature, luminous intensity, channel doping (i. e. n-channel, p- 
channel, E-Mode or D-Mode), discharge capacitance C, and discharge resistance R2. Positive 
polarity breakdown thresholds in CMOS and NMOS structures were found to increase with 
increasing temperature while the negative thresholds remained unchanged. Breakdown 
voltages decreased with increasing C1, and increased rapidly with increasing R2 for 
R2> IOOkQ. Some of the samples showed increased breakdown thresholds under low 
illumination, although Chapter 6 showed this effect to be illusory. 
The negative-polarity response of NMOS capacitors to ramp-voltage stress was 
examined as a function of ramp speed and wafer temperature. The resulting data (which were 
mathematically processed in Section 6.5.1), showed that the oxide voltage was 'pinned, at 
approximately -40V (probably by Fowler-Nordheim tunnelling) prior to breakdown. An 
increase in the ramp speed caused an increased pinning voltage and a subsequent decrease 
in the mjected charge required to support breakdown (Fig. 6.29). No significant temperature 
dependence was detected. The corresponding positive-polarity responses were also measured. 
The analysis of these waveforms showed that oxide charge injection from a deeply-depleted 
cathode requires a device-voltage equal to the sum of the Fowler-Nordheim. threshold VFN 
and the depletion layer avalanche voltage V,, (see Figs. 6.6.31 and 6.32). 
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Constant-voltage oxide wearout in NMOS devices was observed as a function of 
device size, wafer temperature, luminous intensity, structure type (i. e. D-Mode, E-Mode 
etc. ) and electric field. Time-to-breakdown thd was found to increase with increasing 
temperature (an observation which contradicted earlier results) and to decrease with 
increasing field F. It was convenient to divide the thdvs. F curve into three domains, denoted 
it H and III (see Fig. 6.13). In the high-field domain (Region 111), tbdwas found to be 
dominated by the time-delay td between stress-application and the onset of the Fowler- 
Nordheim. injection current. However, in the low-field domain (Region I) the injection 
current was seen to decrease with time (Fig. 6.24). 
Constant-current wearout was examined as a function of device size and injection- 
current. The charge-to-breakdown Qbd was found to be approximately proportional to gate 
area, confirming that the areal injected charge density is the critical parameter determining 
breakdown. For a given device area, the value of (L was found to fall with increasing 
current. Above a certain critical current, Qbd falls extremely rapidly, a situation 
corresponding to the brittle/ductile transition identified by Wolters et al. [3]. This transition 
was shown to correspond to the boundary between regions I and II in the constant-voltage 
breakdown data. 
9.5 Theoretical Analysis of Oxide Breakdown 
A qualitative framework for the modelling of S'02 dielectric breakdown was presented 
at the end of Chapter 6. According to this model, the division of the ttd vs. F curve into 
Regions I, II and III is due to the simultaneous action of coulombic-repulsive and neutral trap 
sites and the subsequent oxide space-charge evolution. The first-order rate equation was used 
to model the capture and emission of electrons which affect the cathode field and hence the 
tunnelling current. The various possible mechanisms of oxide wearout were reviewed, and 
the Surface Plasmon model was found to be the most consistent with the observed 
phenomena. The model was then extended to ESD breakdown, which was analyzed not so 
much as a 'fast' voltage pulse but as a finite charge package available for injection into the 
gate oxide. This led to a theoretical confirmation of Amerasekera & Campbell's depletion- 
layer avalanche theory for positive-polarity ESD breakdown [4]. The resulting model 
provided a qualitative explanation for all of the ESD data reported in this thesis. 
The quantitative development of the breakdown model was reported in Chapter 7. The 
first stage of the analysis assumed a version of the causal oxide wearout model, slightly 
modified in order to account for the tunnelling time-delay % identified in Section 6.4.1.1). 
This model was combined with the equivalent circuit of the ESD system in order to yield 
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expressions for the breakdown threshold as a function of discharge capacitance C, and 
discharge resistance R2. Initially, low resistance ESb (R2 < look-U) situation was modelled 
in terms of a single capacitance discharging into a Fowler-Nordheim tunnel junction. This 
analysis showed that the oxide breakdown potential is approximately constant and 
independent of the circuit capacitances. 
Several models of high-resistance (100kQ<R2<100MO) ESD breakdown were 
developed and compared with the experimental data. However, the most successful was 
found to be a model based upon the oxide-voltage overshoot associated with the time-delay 
td. The limit of the high-resistance model as Rf*O was shown to be equivalent to the low- 
resistance model. Ultra-high resistance (R2> IOOMII) breakdown was modelled in terms of 
a field-induced pulse propagated via the parasitic capacitance C2 in parallel with R2. 
The models were successfully fitted to the experimental data (although, strangely, the 
optimized values of the parasitic capacitances C. and C2 were about twice their expected 
values). This model showed that the apparent 'constant energy contour' (upon which some 
earlier workers have based their claims for a thermal breakdown mechanism [4]) is a 
mathematical 'quirk' produced by the parasitic circuit elements. 
9.6 Studies of Parametric Degradation 
Chapter 8 examined the effects of oxide dielectric damage upon device and circuit 
performance, with particular emphasis on latent failure and parametric drift. The results led 
to two important conclusions. Firstly, they showed how HBM ESD-induced latent failure is 
far more likely to result from a punctured gate-oxide than an incomplete oxide wearout. They 
also show how a 'walking-wounded' device can degrade to become a catastrophic failure 
under working-voltage conditions (0-20V). 
The PSpice computer modelling showed how the various characteristic degradation 
modes (including those identified by previous workers [6]) can be modelled in terms of gate- 
oxide resistance paths and the formation of equipotentials in the channel region associated 
with n+ gate-dopant intrusion. 
Finally the M/y-box fault-analysis technique was discussed. It was shown that the 
linear-resistive failure mode (Group 5) cannot be easily modelled using the M/y-box 
algorithm, since it involves a direct connection between the input and output terminals of a 
transistor. More complex algorithms may therefore be required in order to accommodate this 
type of failure. 
The investigations in this chapter are largely tentative and are intended merely as a 
springboard for a much deeper investigation to be performed in the near future. 
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9.7 Final Comments 
Although the aims of this project were primarily practical (i. e. the development of 
predictive failure models for 'building-in reliability'), some of the results may contribute to 
the general advancement of dielectric wearout theory. Firstly the detection of a finite time 
delay td between stress application and tunnelling is a significant result. Although it has not 
(to the author's knowledge) been previously documented, td fitS in with the results of several 
other workers (see Fig. 6.21). A second important result is the correspondance between the 
I/Il boundary in the constant-voltage data and the critical current J,,, in the constant-current 
results. This result allows the so-called 'brittle-ductile' transition of Wolters et al. [3] to be 
explained in terms of oxide space-charge evolution. 
Some of the novel techniques developed and employed during this project may also 
be of general scientific interest. For example, although the concept of 'charge-limited 
breakdown' had previously been suggested [4], the visualization of an ESD event as a finite 
charge-package (rather than as a time-limited pulse) has never before been seriously 
examined. 
The ultimate objective of this research is the improvement of device reliability. 
Section 9.1 mentioned the concept of 'built-in' reliability, which involves the use of educated 
design and processing techniques to manufacture devices 'right-first-time'. Since the recent 
increase in i. c. complexity has introduced difficulties in quality assessment (i. e. 'test-in' 
quality), built-in reliability has become increasingly desirable. However, 100% built-in 
reliability would need extremely accurate modelling, impeccably high material quality and 
highly repeatable processing. 
A middle ground between 'built-in' and 'test-in' reliability is the philosophy of 
'design-for-testability', in which circuits are designed to be easily tested. Such techniques 
may include the fabrication of a test-structure on each chip, whose properties may be 
assumed to characterize the quality of all the nearby circuitry. 'Wafer-level-reliabilityl 
(WLR) techniques may be performed upon these structures in order to assess their 
susceptibility to the relevant failure mechanisms (i. e. oxide wearout, electromigration, hot- 
electron injection, etc. ). Theoretical modelling will then be needed in order to extrapolate 
the behaviour of the active circuitry from the test-structure data. Hence the application of the 
theory of Chapter 7 to WLR data modelling is a further area for exploration. 
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9.8 Suggestions for Future Research 
The most obvious flaws in the analytical ESD model of Chapter 7 are the 
contradictory values of the parasitic capacitances C,, and C2, as measured by the system 
characterisation (Table 4.2) and by the empirical model-fit (Section 7.4.3.1). Although this 
nlay be explained in terms of the inadequacy of the parallel OR probe model at high 
frequencies, this theory must somehow be verified. Additionally, the 'enhanced-injection' 
rnodel of Section 7.4.4 assumes that tý is constant, while Fig. 6.15 shows it to have a 
noticeable field dependence. Since the inclusion of field-dependence may possibly 
improve the correlation between theory and experiment in Fig. 7.13, this might provide scope 
for the immediate advancement of the work. Characterization of constant current/voltage 
breakdown under positive polarity conditions may allow the model to be applied to the 
positive polarity ESD results. 
Longer-term plans for the extension of the theoretical models have already been 
outlined at the end of Chapter 7. Further development may also involve the inclusion of an 
element of statistical uncertainty in order to model the wide experimental 'scatter' observed 
in many of the data (particularly the MOS Capacitor data of Fig. 5.5). This might be achieved 
by combining the model equations with those of the effective thickness theory (see Section 
3.3.6), although statistically-significant quantities of experimental data will then be required 
in order to verify the resulting model. 
The resulting equations could finally be incorporated in a marketable software package 
designed for reliability modelling applications. Although such packages have already been 
developed [e. g. 71, they assume, 
-- 
continuous 
-oxide 
wearout, a principle which this thesis 
has shown to be non-universal. 
The parametric-drift analysis of Chapter 8 is an area wide open for further research. 
Further studies could be aimed at producing a reliable damaged-transistor model, with a 
facility for simulating the walking-wounded drift towards catastrophic failure. This could 
possibly be achieved by the application of thermal modelling to the heating and subsequent 
expansion of oxide shorting sites [8]. Improved fault analysis techniques could then be 
devised in order to model the effects of all the observed failure modes on logic operation. 
9.9 Summary 
The aims of the thesis, (i. e. the investigation of MOS reliability and the development 
of a sound theoretical basis for 'built-in' reliability techniques) were outlined. 
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2. The literature-survey chapters were described and their conclusions outlined. 
3. The experimental studies on Si02dielectric breakdown were outlined and the results, 
were summarised. 
4. The analysis of the experimental data was summarised, together with the theoretical 
models used to explain the results. 
5. The conclusions of the parametric drift studies (Chapter 8) were presented. 
6. The chapter ended by discussing of the overall significance of the results of the thesis, 
and suggesting areas of future research. 
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Appendix A 
Mathematical Analysis 
of the MOS Structure 
A-1 Introduction 
This appendix presents a collection of mathematical proofs and investigations relating 
to the work of this thesis. It begins with a discussion of oxide capacitance in small dimension 
MOS structures. This discussion explains the discrepancies observed in Fig. 6.20. 
The oxide charge-injection mechanism is then considered. The Fowler-Nordheim 
theory for a metallic or degenerate-semiconductor cathode is developed and extended in order 
to model injection from a nondegenerate cathode. 
The appendix ends with a demonstration of how high-field carrier accumulation and 
inversion permit the standard Fowler-Nordheim equation to be employed in all practical 
cathode doping situations. 
A. 2 Oxide Capacitance in Small Dimension Devices 
In a wide-area gate-oxide capacitor, the oxide capacitance C... is given by 
co toxA 
TOX 
A(1) 
where A is the gate area and T,,,, is the oxide thickness. As A decreases, the fringing fields 
around the capacitor periphery become more significant and Eqn. A(l) ceases to apply. TWO 
alternative situations can arise, depending upon the geometry of the gate edges. 
Consider a simple square capacitor structure with area A and periphery 4A'ý. If the 
gate edges are sharp [Fig. A. I(i)] then the total capacitance can be modelled using a simple 
corollary of Cetner, IniewsId and Jakubowsld's two-dimensional interconnection-line 
capacitance formula [1], i. e. 
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Figure A. I: Plan-views and cross sections of small-dimension capacitor structures. 
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ox 
To 
X, 
-C 
)T+t 
where t is the gate electrode thickness. This formula clearly predicts a capacitance greater 
than Eqn. A(l). However, if the gate edges are rounded (as with a etched gate-well) then this 
njodel cannot be used. Instead, the structure can be modelled using the system of half- 
cylinders and quarter-spheres shown in Fig. A. I (ii). The capacitance of a cylinder of radius 
r and length L, parallel to an infinite equipotential surface is given by 
c 
79 eo Cr L 
log, I+2h 
A(3) Ir 
where h is the minimum distance between the plain and the cylinder. (Note: This formula 
assumes h< <L. ) Similarly, the capacitance between a sphere of radius r and an 
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Sharp-Edged Gate 
equipotential plain is given by 
c2 ir to er 
11 
r 2h +r 
A(4) 
The structure of Fig. A. I(ii) can be modelled by using a half of Eqn. A(3) for each half 
cylinder, a quarter of Eqn. 6(4) for each quarter sphere, and Eqn. A(l) for the central plane 
area. Summing all these components gives the following expression for C.. 
COX x to eý. 
(2 ýA-- -4 r) 2x to cý. 
+ 
to cýjýA- -2 r) 
2 log, 1+2T. 
1 
+ 
rr 
2T. +r 
where r is the radius of curvature of the gate edges. Fig. A. 2 shows the log(C,,. ) 
vs. log(A) curves predicted by Eqns. A(l), A(2) and A(5). Note that Eqn. A(5) predicts values 
of C.. below those of Eqn. A(l), a result which agrees with the experimental data also shown 
in Fig. A. 2. Eqn. A(2) on the other hand predicts a slightly larger value of C,,,, than Eqn. A(l). 
Although this theory is highly simplified (it assumes a square gate structure), it shows that 
deviation of the capacitance from the one-dimensional theory is probably due to the gate- 
edge rounding associated with etching. 
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Figure A. 3: Schematic Representation of Fowler-Nordheim Tunnelling Barrier 
A. 3 Fowler-Nordheim Tunnelling Theory 
In 1928, Fowler and Nordheim published an historic theoretical paper concerning 
field-assisted tunnelling of electrons from a metal cathode into a vacuum [2]. Many 
subsequent workers [e. g. 3] have shown that this same theory is applicable to electron 
tunnelling into wide bandgap insulators such as Si%. Fig. A. 3 shows a schematic 
representation of the tunnelling process. The tunnelling current depends upon the barrier 
transmission coefficient and the rate of electron supply to the cathode/Si% interface. If the 
electrons at the cathode surface behave as a free Fermi gas, the tunnelling current into the 
dielectric is given by [41 
J=qfffD (E, ) f (E) - dp. dpy dp A(6) 3 h px0 -« -» 
m3i 
where (N, py, p) is the electron momentum, p. is the momentum normal to the interface, F., 
is the energy associated with p.,, E is the total electron energy, D(E) is the barrier 
transmission probability and f(E) is the Fermi-Dirac function, given by 
f(E) = 
Zero Energy 
Triangular barrier 
1 
f- EEf 
T 
+ exp 
k7 
A(7) 
where Ef is the electron Fermi-level at the cathode surface. If a parabolicS'02conduction 
Image-Force 
Lowered Barrier 
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band is assumed then 
2+22 
E E, + 
P" py +pz 
2 m. * si 
PX AM 
where F, is the energy of the conduction-band edge at the interface. The relative values of 
]3ý and Ef determine the mobile electron density, ie. 
f N(E)f(E)dE 
E, 
A(9) 
where N(E) is the density-of-states 1unction for the silicon conduction band, which is given 
by 
31 
N(E) 
22 
(E - E, ) 
2 A(10) 
27c 
Since the numerical evaluation of Eqn. A(6) is extremely lengthy, it can be combined with 
Eqn. A(8) to yield a single integral 
J=qf D(E. ) N(E,, ) dE,, A(11) 
where N(E. ). dE,, is the electron supply function (ie. the number of electrons in the energy 
range Ex to E, +dE, which interact with the interface per unit time), given by 
N(E. ) dE. -4m. 
*j kT 
log, I+ exp dE,, A(12) 
h3 
The transmission coefficient D(E., ) is determined by solving the Schr6dinger equation across 
the cathode-SiO2potendal barrier [2]. If the oxide band structure is assumed to be parabolic 
then 
Te 
f 
D (E, ) - exp -2x 
ý2m * (q 0 (x) - E. ) dx 
A(l3) 
where -11)(x) is the barrier potential energy profile, Tt is the thickness of the tunnelling barrier 
(Fig. A. 3) and m.. * is the effective electron mass in the SiO2 forbidden gap. Although the 
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problem has been solved using the Franz E-k relationship [5] (see Section 2.2.3), the 
parabolic band-structure model has been found to suffice [6]. The effective mass ffi.. * has 
been assigned numerous values throughout the literature Crable A. 1), most of which are in 
the region of 0.5mo where mo is the electron rest mass. (In the conduction band, m.. * is 
approximately equal to mo [71. ) 
Table A. I: Examples of m.,, * Values Used by Different Workers 
Authors Value of ni., * Used 
Lenzlinger and Snow [3] 0.42mo 
Weinberg [6] 0.5mo 
Kreiger and Swanson [8] 0.362mo 
The simplest model of the junction assumes a triangular potential barrier (Fig. A. 3), where 
4ý(x)=E, for x<O and -t(x)=-qFx for x>O (F is the cathode electric field). Integrating 
]Eqn. A(13) for such a barrier yields 
x1312 e 
4ý2mý JE A(l4) D (E. ) = ap -. 3%qF -_ 
where the oxide conduction band edge is defined as the zero-energy point. For a metallic or 
degenerate-semiconductor cathode, the zero-temperature tunnelling current J(O) can be found 
by integrating Eqn. 7(6) between -cv and Ef. Using a linear approximation for D(E, ) about 
F, =F, f, the integration yields [41: 
-1 A(15) J(O) IF 2C P 
where 
x 
3 M. ýý* 
2 q 8n M"x ý 3t A(16) 
87c h4tm* 3hq ox 
and 0 is the effective work function of the S'-S'02 potential barrier and mi* is the electron 
effective mass in silicon (approximately 1-Imo [91). Eqn. A(15) (often called the Fowler- 
Nordheim or F-N equation) produces a linear graph of log(J/F2) vs. l/F. The tunnelling 
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current JM for a finite temperature T has been computed as follows [4] 
J(T) =, u 
kTld_j(o) A(17) 
sin(7c k TI d) 
where 
hqF 
A(18) 
4 7c ý2 m. * 
, 0,10 
Fig. A. 4 shows the log(I/F) vs. l/F curve predicted by numerical solution of Eqn. A(11) 
compared with that given by Eqns. A(15-18) for the same parameters. The analytical 
approximation is clearly adequate for fields in excess of 3MWcm. However, Lenzlinger and 
Snow [3] discovered that a larger m.,, * was needed in Eqn. A(18) in n 7(16) in order than Eq . 
to make the model fit their experimental data. This paradox was explained by introducing a 
temperature dependence to the parameter 0. 
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A. 4 Image Force Barrier Lowering 
According to classical theory, an otherwise triangular Fowler-Nordheim barrier can 
be distorted due to the 'image-force' experienced by carriers in the oxide [10] (Fig. A. 1). The 
charge -q of every injected electron induces an image-charge +q in the cathode. The 
proximity of this positive charge causes the electrons to lose potential energy. The height of 
the Si-SiO2 barrier is therefore lowered. The following modified forms of 0 and X (in 
iEqn. A(16)) have been developed to account for this effect 
3*ý 3/2 87cr 
ý ;Lq 
ýM7.,, 
410 A(19) 
8 7c hým 3hq Ax 
where t and v are tabulated functions of Aohp, AO being the magnitude of barrier lowering 
(Fig. A. 3) [4911]. A similar modification is applied to the parameter d (in Eqn. A(18)), ie. 
d hqF 
4 it 
ý2 t 
A(20) 
Since, &O = (qýF/4ireoejl (see Chapter 3), t and v can both be expressed as functions of field, 
which are plotted in Fig. A. 5. This figure shows that for a limited field range, the following 
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linear approximations can be used: 
v(F) =a- bF ; t(F) =a A(21) 
where a=0.929, b=4.573.10'cm/V and c=1.07 [12]. Hence the Fowler-Nordheim equation 
can be re-written 
-B 
J(O) = kF 
2e F A(22) 
where k=()Jc)e and B=fla. The log(J/F2) vs. 11F linearity is therefore preserved with the 
inclusion of the classical image force barrier lowering. 
In 1976, Weinberg and Hartstein [13] discovered that experimental data was more 
consistent with the simple triangular-barrier model of Eqns. A(15) and A(16) than with the 
above image-force theory. The fact that the image force definitely exists for hot carrier and 
photo-injection [14] produces a paradox. 
The following solution was offered by Hartstein et al. [15,16], who considered the 
r electron as a wave function ý, incident upon a barrier with a transmission coef icient of D. 
On impact, the function becomes where ý, and 0,, represent the transmitted and 
reflected components respectively. Since the transmitted component is given by 
10 
t 
12 =D. 101129 the charge presented by the tunnelling electron is reduced to D. q and the 
barrier lowering is similarly attenuated. Hence a F-N tunnelling electron, for which D<<1, 
experiences negligible barrier lowering, while a photo-emitted or 'hot' electron, for which 
D experiences the full image-force. 
Although the above argument is now generally accepted, it has sometimes been 
criticized on the basis of experimental results. For example, Krieger and Swanson's [8] Si- 
SiO2 tunnelling data are equally explainable with and without the image force (assuming 
different values of m.. ). This chapter proceeds upon the assumption that the image force is 
negligible, although this choice is arbitrary and has as yet no sound theoretical or 
experimental justification. 
A. 5 The Effect of Cathode Electron Concentration 
The theory so far has assumed a metallic or degenerate n+ semiconductor cathode. 
The effects of cathode surface doping on tunnelling and breakdown have been studied by 
Amerasekera and Campbell [18], who suggested that the dependence of N(F, ) upon the 
cathode electron density introduces a polarity dependence of the tunnelling characteristics. 
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They also suggested that increased trap occupation in an n-type surface may increase D(Ej 
(although Krieger and Swanson [81 claim that this effect should be negligible). This section 
presents a theoretical study of tunnelling as a function of cathode doping. 
The first step is to examine the effect of surface electron density on the tunnelling 
current. For the general case, the value of J for a given n and F can be computed by 
numerical solution of Eqns. A(7-14), replacing the lower limit of the integral in Eqn. A(Il) 
with Et. However, in a non-degenerate semiconductor, the following analytical 
approximations can be used: 
f(E) - exp 
Ei 
n*MN A(23)  exp - kT kT 
1 
where N, is the effective density of states for the silicon conduction band, given by 
r3 
N, =2 
27cm; k 2 A(24) 
h2 
Under these approximations, Eqn-A(6) can be re-written: 
2 
ps 
. 
4qickT*_l 2 in. ", kT A(25) 
h3N, 
f p,, D (E. ) e dp,, 
0 
The exponential term in the integrand peaks so sharply at an energy 1.5k-T above the 
conduction band edge, that the corresponding value of D(F, ) can be assumed throughout the 
energy range. Since the oxide conduction band edge is defined as zero energy, E, =-4h and 
Eqn. A(23) can be rearranged to yield 
E, = kT-log, 
1cl 
n 
A(26) 
where 0 is assumed to be 3.156V irrespective of the value of n. Under all these assumptions, 
Eqn. A(25) can be re-written 
2n N- J=R*T -D 
(kT(log, 
+3 A(27) N, 
rn j2 
where R" is the effective Richardson constant (equal to 4m. L*irqk 
2 /h). According to 
Eqn. A(14), the transmission coefficient in Eqn. A(27) can be written 
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c2 A(28) exp - 
JkT-Iog, 
4o + -! kT 3liqF nc) 2 
Applying the binorninal expansion to Eqn. A(28), yields 
23 A(29) Dm exp kT)'! +- kTJ kT log, 3liqF 222 
which allows Eqn. A(27) to be re-written as 
2(_nc) 
Y(F) 
A(30) J- R*T D 4T-(ý 
(2 
where 
2kT F2; m. *, A(31) Y(F) =1-! kT - liqF 2 
Fig. A. 6 shows the room temperature J vs. n curves predicted by numerical solution 
of Eqns. A(7-14) compared with those predicted by the standard Fowler-Nordheim. theory of 
Eqns. A(15-16) and the nondegenerate model of Eqn. A(30-31) for two different electric 
fields. The two analytical models clearly provide regional approximations appropriate for 
degenerate and non-degenerate domains. The switch-over between the two regions takes place 
fairly abruptly. 
A. 6 The Effect of Cathode Doping 
Since the degenerate model is accurate for n Z? -- I(Pcmý, 
it is suitable for injection 
from a Wlcmý doped n'-type polysilicon gate. If the cathode is more lightly n-doped (or 
even p-doped) , it still becomes degenerate n-type as an accumulation or inversion layer forms 
under a high electric field (Fig. A. 7). The relationship between surface charge density, field 
and potential was explored for non-degenerate surfaces by Kingston et al. [201 and extended 
to degenerate surfaces by Seiwatz and Green [21]. According to this latter model, surface 
field F. and surface potential 0. are related by the equation 
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F, =I 
kT(ND -NA q *s + K, - 
K2 7(32) 
LD q n, kT 
where 
K2 = 
f Ef +q*, r F3 Fý3 
K, =1 
iý kT 2 7(33) 
3 
T 
Fi i 
q*, + Eg + Ef 
3 Fý3 Fý3 
j 
2 kT 2 T T k 
3 
Fi - i. kT 
7(34) 
S ý3: 
j kýT 7(35) , , ikT LD 
2q2 ni 
0c 
Fj fx dx 7(36) 
0+ exp(x - il) 
The surface potential 0. and the surface carrier density n(O) are related by 
i 
m* kT12 , Ef +q 4rs 
n(O) = 47c 
p2 Fi 7(37) 
h 'i ý kT 
) 
Fig. A. 8 shows the n(O) vs. F curve predicted for 4.1015cmý n-doped silicon. The surface 
carrier density is clearly driven above 10=0 by fields below 1MV/cm, showing that the 
degenerate Fowler-Nordheim equation should be adequate for modelling breakdown at fields 
in the 10MV/cm region. 
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Figure A. 8: Surface carrier density vs. field relationship predicted by Seiwatz model for 
4.10`cmý n-doped Si. 
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Figure AS: The formation of surface sub-bands at the p-type Si/Sio2interface. 
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A. 7 Effect of Cathode Surface Quantization 
However, complications are introduced if the silicon is heavily p-doped. The 
subsequent surface band bending introduces a potential well in the cathode, quantizing the 
x-momentum of the inversion electrons and affecting the supply function and the transmission 
coefficient [6]. The surface electron wavefunctions are diffracted into a number of two- 
dimensional sub-bands (Fig. A. 9), the lowest of which (EO) dominates tunnelling [21]. (An 
excellent review of two-dimensional theory is given by Mott [22]. ) Although the analysis of 
tunnelling in such conditions is extremely complex, the current has been shown to be 
approximately 2.5 times the current predicted by the Fowler-Nordheim equation [21], a 
deviation which is insignificant when viewed in the field domain. 
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Appendix B 
Abstracts of Progress Reports 
B. 1 Progress Report No. 6' 
Tunnicliffe, M. J., Dwyer, V. M., "Failure Mechanisms in Semiconductor Devices 
Progress Report No. 6% Contract No. (LUT)ELJB7/(MOD)A5a/l4l2, Loughborough 
University of Technology, October 1988. 
This Report covers the work performed between November 1987 and October 1988 
on the project "Failure Mechanisms in Semiconductor Devices". 
Previous research is summarised and the existing study position is defined for the 
benefit of the new staff working on the project. 
The new experimental work is presented. This focuses on the transient response of MOS 
structures to constant voltage stress. 
Several modifications to the existing breakdown models are proposed. These 
modifications are supported by the results of earlier reports and by the new experimental 
data. 
B. 2 Progress Report No. 7 
Tunnicliffe, M. J., Dwyer, V. M. , nFailure Mechanisms in Semiconductor Devices 
Progress Report No. 7% Contract No. (LUT)ELJB7/(MOD)A5a/ 1412, Loughborough 
University of Technology, August 1990. 
This report surveys work undertaken on the project "Failure Mechanisms in 
Semiconductor Devices" (Contract No. (LUI)ELJB7/(MOD)A5a/1412) between October 
1988 and August 1990. 
Experimental studies concentrated on breakdown and pre-breakdown behaviour in 
1. Progress reports 1 to 5 were written by Dr. E. A. Amerasekera, and describe research 
performed before the author joined the project. 
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MOS capacitor and transistor structures under 'slow' voltage ramp (10-100OV/ms), 
'rectangular' pulse and ESD pulse conditions. The Hewlett Packard 54111D oscilloscope, 
linked to the Walters 286 computer, proved a valuable tool and provided much interesting 
information on these phenomena. The experimental data was numerically analyzed and a 
mathematical model of ESD oxide breakdown under both positive and negative polarity stress 
was developed. 
These studies were supplemented by an investigation of the ESD sensitivity of silicon- 
on-sapphire devices. The structures (p and n-channel transistor arrays) were seen to degrade 
in much the same manner as the bulk silicon structures investigated earlier in the course of 
this contract. 
B. 3 Progress Report No. 8(a) 
Tunnicliffe, M. J., Dwyer, V. M., "Failure Mechanisms in Semiconductor Devices 
Progress Report No. 8(a) :- Failure Mechanisms in MOS Technology: 
a Literature Survey, 
Contract No. (LUT)ELJB7/(MOD)A5a/l4l2, Loughborough 
University of Technology, December 1991. 
Ibis document presents an up-to-date review of research into the failure physics of 
MOS devices, compiled as part of the 'Failure Mechanisms in Semiconductor DeWces' 
contract at the International Electronics Reliability Institute, Loughborough University of 
Technology. The document begins with a brief summary of the experimental and theoretical 
work conducted on this contract. The remainder of the work is devoted to a global review 
of mOS breakdown, based on more than two hundred specially selected references. 
The review begins with a description of the MOS structure and its properties. This 
is followed by a discussion of the MOS transistor, its theory of operation and the various 
integrated-circuit technologies based upon it. 
The causes of failure (ie. intrinsic, extrinsic, defect and time related) are then 
described, with particular emphasis upon electrostatic discharge (ESD) stress. This is 
followed by a discussion of the various failure mechanisms such dielectric breakdown, hot- 
carrier injection and electromigration. 
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BA Progress Report No. 8 
Tunnicliffe, M. J., "Failure Mechanisms in Semiconductor Devices 
Progress Report No. 8 (Final Report) ", 
Contract No. (LUT)ELJB7/(MOD)A5a/l4l2, Loughborough 
University of Technology, November 1992. 
Ibis report presents an experimental and theoretical investigation of electrical failure 
in MOS structures, with a particular emphasis on short-pulse and ESD failure. It begins with 
an extensive survey of MOS technology, its failure mechanisms and protection schemes. A 
program of experimental research on MOS breakdown is then reported, the results of which 
are used to develop a model of breakdown across a wide spectrum of time scales. Ibis 
inodel, in which bulk-oxide electron trapping/emission plays a major role, prohibits the direct 
use of causal theory over short time-scales, invalidating earlier theories on the subject. 
The work is extended to ESD stress of both polarities. Negative polarity ESD 
breakdown is found to be primarily oxide-voltage activated, with no significant dependence 
on temperature of luminosity. Positive polarity breakdown depends on the rate of surface 
inversion, dictated by the Si avalanche threshold and/or the generation speed of light-induced 
carriers. A unified analytical model, based upon the above-mentioned oxide breakdown 
niodel is developed to predict ESD breakdown under any given conditions. 
The project ends with an experimental and theoretical investigation of the effects of 
ESD breakdown on device and circuit performance. Breakdown sites are modelled as 
resistive paths in the oxide, and their distorting effects upon transistor performance are 
studied. The degradation of a damaged transistor under working stress is observed, giving 
a deeper insight into the latent hazards of ESD damage. 
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Appendix C 
Reproductions of Published Papers 
This appendix reproduces a series of papers, written by the author, which relate to 
the work of this'thesis. The papers were originally published in fully refereed specialist 
conferences. Much of the content of these papers also appears in the main body of the thesis. 
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'Paper I 
Tunnicliffe, Mj, Dwyer, V. M., Campbell, D. S., 
"Slow Voltage Transient and ESD Breakdown 
in Unprotected MOS Gate Oxides", 
Proc. Ist. Components Engineering Reliability and Test Conference 
(CERI) 
Gatwick Airport, London, U. K., 9th-Ilth. May, 1990, 
pp. 78-87,1990. 
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ABSTRACT 
The breakdown of unprotected MOS oxides 
under transient voltage and ESD stress has been 
studied both experimentally and theoretically. It is 
shown that under relatively slow voltage transient 
conditions (- 1OV/ms), when the series resistance of 
the voltage source is high (1MO), the tunnelling 
injection at the oxide cathode limits the voltage 
across the oxide, allowink it to withstand a 
considerable injected charge prior to breakdown. 
Effectively the oxide acts as its own protection diode. 
As the transient speed is increased, the oxide 
voltage is forced slightly upwards, causing a dramatic 
decrease in the charge required for breakdown. 
Under the very fast voltage transients associated 
with ESD stress, the charge needed for breakdown 
becomes almost negligible. Hence, when the charge 
available is limited to only a few nanocoulombs, 
breakdown depends soley upon the magnitude of the 
applied stress voltage. This observation is used to 
derive a general expression for the ESD breakdown 
voltage threshold of an unprotected oxide. 
The effect of temperature upon transient 
breakdown has also been studied but no distinct 
trends were observed. 
1. Introduction 
Failure of silicon MOS devices is often the result 
of ESD (electrostatic discharge) events. An ESD 
event can be caused by the transfer of static 
electricity from a charged human body to the gate 
terminal of a device. This induces a fast electric field 
transient in the gate oxide, which can lead to 
dielectric breakdown. 
Numerous attempts have been made to identify 
the mechanisms responsible for breakdown in thin 
S'02 films. Most studies have concentrated on 
breakdown under continuous or relatively slow 
transient voltage stress. It has been shown that, 
under these conditions, breakdown is linked to the 
injection of charge from the cathode (the 
negatively biased o3dde surface) into the oidde, and 
only occurs after a certain quantity of charge has 
been injected [1-3,7]. It has been found that the 
voltage threshold required to induce breakdown, 
under very slow voltage transient conditions, 
(- 1V/min) decreases with increasing temperature 
[4]. 
Only a few workers have examined breakdown 
under the very fast voltage transients which appear 
under ESD conditions. Fong & Hu [5] have 
developed a simple model to predict the lifetime of 
an oxide under a fast field transient of arbitary 
shape. This model is based on the same basic 
assumptions used to describe breakdown under 
slow transient stress. However, Amerasekera, and 
Campbell [6] have found that ESD breakdown in 
unprotected NMOS structures is independent of 
temperature, suggesting that ESD and continuous 
(or slow transient) voltage breakdown are due to 
separate mechanisms [4]. They went on to show 
that the energy required to support ESD 
breakdown appears to be approximately constant, 
implying a thermal criterion for breakdown [7]. 
The present work examines the behaviour of 
the oxide under both slow voltage transient and 
ESD conditions. An accurate model of ESD 
breakdown in unprotected MOS oxides is 
developed. 
2. Theoretical Analysis 
2.1 Oxide Breakdown Ileory 
Fig-1 shows a simplified energy band diagram 
an MOS structure. Breakdown is related to the 
tunnelling injection of electrons from the cathode 
into the mide conduction band. The magnitude of 
the injection current density JO,, is given by the 
Fowler-Nordheirn equation 
-1 -1 We P-j0eF (1) 
where F is the electric field magnitude at the 
cathode, and k and 0 are constants. In addition, the 
field F varies sufficiently slowly that J. can be 
regarded as constant. The total injected charge Obd 
required to support breakdown is given by 
t" 
AfJ. dt 
0 
where A is the oxide area and tbd is the time delay 
to breakdown. 
Several models have been developed to predict 
Obd from the stressing conditions. Throughout this 
work, the 'hole trapping' oxide breakdown model 
[21 will be assumed. Although there have recently 
been some objections to this model [3], it is simple 
and predicts most of the observed breakdown 
phenomena and is therefore adequate as a working 
assumption. 
A simple version of the model is developed 
below. The breakdown process consists of two 
distinct phases: pre-breakdown and breakdown. 
These are discussed below. 
(1) Pre-breakdown. 
Electrons tunnelling from the cathode into the 
oxide conduction band are accelerated by the electric 
field and generate electron-hole pairs by collision 
ionisation. The newly created holes drift toward the 
cathode where some of them are trapped. (This hole 
trapping occurs primarily in localised 'weak' oxide 
regions). The positive space-charge density QP(t), 
associated with these trapped holes at time t, is 
given by [21 
tH 
f J., ao (T,. -T, ) e" dt 
0 
where v is the trapping efficiency, JOx is the 
tunnelling current, T. x 
is the oxide thickness, Tt is 
the tunnelling length [see Fig. i(j)], &0 and H are 
constants. [Note: Eqn. (3) assumes that electric field 
F is homogeneous throughout the dielectric. ] 
Tt 
e 
+ 
e+ 
+ e- + + 
, 
Ah 
V) (ii) 
Pre-breakdown Breakdown 
Figure 1: Energy band diagrams for stressed 
MOS structures before and during breakdown. 
(ii) Breakdown. [Fig. l(ii)]: 
, 
When QP(t) exceeds a certain critical value 
Qp. t the electric field at the cathode becomes 
noticably enhanced and the tunnelling current 
increases. This causes the above processes to 
accelerate very rapidly, leading almost immediately 
to breakdown. Inserting Op =QP into Eqn. (3) and 
re-arranging yields 
tid 
-HK f dt 
0 
TII-Tt 
where., tbd is the time to breakdown and K 
(=Qp /7)ao) is a constant whose value represents 
the resilience of the oxide to stress. If the field F 
remains constant with time then Eqn. (2) may be 
combined with Eqn. (4) to yield 
H RT. 
Qbd - 
AK 
e 
AK 
e 
v- 
T -T T. 1-Tt 11 t 
where V.., is the voltage across the oxide. 
Eqn. (5) shows how an oxide under a relatively 
low stress voltage can withstand considerable 
charge injection prior to breakdown. As the voltage 
is increased the injected charge required to support 
breakdown rapidly falls. 
2.2 Oxide Breakdown under ESD Stress 
Fig2 shows a simplified equivalent circuit for 
an ESD 'human body model' or HBM test system 
(Mll, STD-883C) connected to an unprotected 
MOS device. The discharge or 'body' capacitance 
C, is charged to the applied stress voltage VO and 
is then allowed to discharge via the 'body 
resistance' R into the DUT (device under test). 
DUT 
Pulse 
Vo Transmission 
C, System 
CO 
x 
C() 
MIL-STD4383C Spec.: C, =I OOpF R=1.5K 
Figure 2: 'Human Body Model' ESD test system 
(MIL-STD-883C). 
The voltage and current transients recieved by the 
DUT are extremely fast, with time constants of the 
order of 150ns. The charge available for injection 
into the DUT is limited to CINO and the energy is 
firnited to Y2C,. V 0 
2. Both the DUT and the pulse 
transmission system present capacitive loads to the 
test system, causing the 'effective voltage Vff 
appearing across the DUT to be somewhat lower in 
magnitude than VO [7]. Simple Circuit theory gives 
the relationship between VO and Veff to be 
V, C, 
Vlff 0 
C, + C., + C, 
where C.., is the capacitance of the oxide and Ct is 
the capacitance of the pulse transmission system. 
it will be assumed that an ESD pulse of effective 
voltage Veff, applied to an unprotected MOS oxide, 
is equivalent to a constant voltage pulse of eV,, ff 
where e is a constant. Under this assumption, 
Eqns. (5) and (6) may be combined to yield the 
following relationship between Qbd and V.: 
Qbd - 
AK 
exp 
HT., (C, +C.,, +C, ) (7) 
T. -Tt OCIVO 
This relationship is plotted in Fig3, using reasonable 
parameter values (some parameters were taken from 
references 12] & [7], a was set to 1 and K was 
chosen to give optimum correlation with the results 
presented later in this paper). 
, Breakdown can only occur if the available charge 
Cj. VO exceeds Qbd. Fig3 shows Cj. VO plotted 
against Vff, for several values of C1. The value of 
V, ff at which the CINO curve crosses the Qbd curve 
represents the effective ESD breakdown voltage 
threshold Vff . Note that the value of Veff* varies 
only slightly when C, is varied in the range 100- 
2OOpF. This indicates that the breakdown threshold 
should depend only slightly upon stressing 
conditions. 
0 
bd 
Ci- 20OPF E ,A. 0 4A 
c 
IVO 
Cl- I OOPF 
0 20 40 60 so 
Effettive ESO Voltage Vff (volts) 
Figure 3: Illustration of ESD breakdown 
criterion for MOS devices. The point at which 
the CjVO curve crosses the Obd curve indicates 
the breakdown threshold. 
Experimental 
3.1 Description of Test Samples 
The test structures used were wide area gate 
oxide capacitors with n'-type polysilicon gates and 
p type silicon substrates, fabricated on bulk silicon 
wafers (Fig. 4). The properties of these capacitors 
are listed below: 
Gate Area (A): 49 x 10'5 cm2 
Oxide Thickness (Tox): 400 A 
Gate Doping (ND): ix loll cm-, 
Substrate Doping (NA): 4x 1015 cm-3. 
Metallisation 
(Gate Contact) 
r---I/ F, 
_n+Polysýiflcon 
Gate 
Field Oxide Gate Oxide 
p-Silloon Substrate 
, -ýK Metallisation (substrate contact) 
Figure 4: MOS Capacitor Test Structure (cross 
section). 
In all the experiments, the polysilicon gates 
were negatively stressed such that majority 
carriers accumulated at both oxide surfaces and 
hence most of the applied voltage appeared across 
the oxide. 
Results obtained from 21 capacitors are 
presented. Each capacitor was allocated a serial 
number between 1 and 21 by which it is identified 
throughout this paper. 
31 Wafer Chuck and Alicroprober 
The wafers were mounted on a chuck and the 
individual capacitor gates were accessed by a 
microprober (Fig. 5). The ambient temperature was 
thermostatically controlled between room 
temperature and 1400C. Electrical contact was made 
to the capacitors via both the microprober and the 
chuck (which was in contact with the metallised 
wafer base). 
Wroscope 
Wafer 
WxxWobw 
Wafer 
(Get,, ) Water Chuck 
(Substrate) 
EWMIcM C(xta 
Tor"raturs 
ConVoRw 
Figure 5: Wafer/Chuck Assembly 
3.3 Characterisation of Test Samples 
The test structures were characterised in terms 
of their oxide capacitances Co., and bulk resistances 
Rb. These parameters were measured using the 
apparatus shown in Fig. 6. A 7V, 2MHz sinusoidal 
voltage was applied to the structure, together with a 
-15V d. c. bias (to drive the silicon surface into 
accumulation). The voltage was monitored by an HP 
10440A probe and the current by a Tektronix M 
current probe. Voltage and current signals were 
captured on an HP 54111D oscilloscope and 
downloaded to a Walters 286 personal computer for 
analysis. The a. c. impedence of the structure was 
subsequently calculated and Cox and Rb were 
extracted using simple a. c. theory. This technique 
yielded approximate values of Cox = 41pF and Rb 'ý 
400a, which were reasonably consistent between 
samples. The measured value of Cox was in close 
agreement with its theoretical value of 42.3pF 
(= cocrA/To., ). 
3A 'Slow' Voltage Transient Experiments 
Fig. 7 shows the apparatus used for the slow 
transient experiments. A purpose built pulse 
generator produced voltage transients with varying 
speeds which were applied to the device under test 
via short flying leads. The current in the system was 
monitored in terms of the voltage Vb across a 
resistor R, (= Ma) connected in series with the 
wafer chuck. Rs also served to limit the current in 
D. C. Wafters 6 
Voltage CXW . 
Source U IEM HP4B 
Bus 
-ISVd. m 
- - 
CTI Probe 
7V LM 
;7 HP541 I 10 
V M0431A Dig" 
2MHZ r-me) Probe " 
sm" 
Oscilloscope 
Sine Wave Device 
Generator LkWer TOM 
(Sub"e) 
Figure 6: Sample Characterisation System 
the oxide. Vb was again monitored by the HP 
10440A voltage probe while Va, the voltage across 
the whole system, was monitored by an HP 10431A 
voltage probe. The waveforms of V,, and Vb were 
captured on the oscilloscope and downloaded to 
Walters P. C. 
Wafters 
286 
Computer 
13 WIM HP-IB Bus 
Puls 11 
Gone t 
VS HP10431A 
(Gate) Probe HP541 IID 
Dw Digital 
Under Storage 
Test Oscilloý 
Vb 
(Substrate) 
HP10440A 
Ra Probe 
V M) 
Figure 7: Slow Voltage Transient Apparatus 
The following tests were performed: 
Trahsient Temperature Serial 
Speed (V/ms) (0 Q Nos. 
10 27 Cap. 1 &2 
10 140 Cap3 &4 
100 22 Cap. 5 &6 
100 140 Cap. 7 &8 
1,000 25 Cap. 9 & 10 
1,000 140 Cap. 11 & 12 
10)000 22 Cap. 13 & 14 
10,000 140 Cap. 15 & 16. 
The resulting waveforms were captured and 
recorded. 
3.5 ESD Experiments 
Fig. 8 shows the apparatus used for the ESD 
experiments. A Hartley AutoZap ESD generator 
produced a negative HBM ESD pulse which was 
applied to the device under test via a Im length of 
50n co-axial cable. The voltage V,,,. across the 
capacitor under test was monitored by the 
HP10431A voltage probe and the current I was 
monitored by the Cri probe. The current and 
voltage waveforms were again captured on the 
oscilloscope and downloaded on to the P. C. for 
numerical interpretation. 
I W. "em I 
L4!!! f 
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Figure 8: ESD Apparatus 
Two types of ESD experiment were preformed: 
(i) ESD Transient Experiment: 
With the chuck at room temperature, capacitor 
17 was subjected to a -104V ESD pulse and 
capacitor 18 to a -108V ESD pulse. The resulting 
waveforms were captured and recorded. 
(ii) ESD Breakdown Ilireshold Experiment: 
The ESD breakdown voltage threshold for 
capacitors 19,20 and 21 were determined in the 
following manner. The samples were subjected to 
sequences of ESD pulses, starting at V. = 4V and 
increasing in magnitude in steps of 4V until 
breakdown was observed. Breakdown was indicated 
by a distinctive change in the shape of the current 
waveform (see Fig. 9). To prevent any disturbance to 
the experiment due to long-term charge leakage via 
the Wo voltage probe resistance, the HP10431A 
probe was disconnected during these experiments. 
Results 
4.1 'Slow' Transient Results 
The waveforms obtained from the experiments 
described in Section 33 are shown in Figs. 10 to 13, 
together with the corresponding capacitor serial 
numbers and wafer temperatures. 
E 
Post-t"ekdown 
04 
Tirrm (microseconds) 
Figure 9: ESD current waveforms before and 
after breakdown. 
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Figure 10: 1OV/ms waveforms 
41 ESD Transient Results 
Fig. 14 shows the waveforms obtained from the 
ESD transient experiments, together with the 
corresponding capacitor serial numbers. 
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Capacitors 19,20 and 21 broke down at Vc) =-92V. 
Interpretation of the Results 
The results in Section 4 require some numerical 
processing before they can be compared with the 
theory in Section 2. This section describes the 
processing techniques and shows how the relevant 
data was extracted. 
5.1 Slow Transients 
The circuit model of Fig. 15 was used in the 
interpretation of the slow transient data. Rcg 
represents the combined effect of R., in parallel with 
the HP10440A probe resistance. The combination of 
Ccg and Cp, replace the capacitances of the voltage 
probe, the flying leads and the chuck/microprober 
system, Fig. 15. When the oxide is in-circuit, C.. 
swamps C and C is therefore neglected in the 
analysis. Tre bulk repscistance Rb has little effect upon 
these experiments and is therefore not included in 
the model. 
Pulse 
Generator 
ox 
Va(t) 
C', c 
Vb(t) 
FI, - gT ccg 
Figure 15: Circuit model of slow transient 
apparatus 
The o)dde voltage V.. is clearly given by 
Vw - V, - Vb 
and the injected charge Qo. (=A. fJox. dt) is given by 
I 
-Lf Vb dt - CtVb - C. (V. -Vj, ) RIC 
0 
The values of the circuit elements were 
determined using the portion of the waveforms for 
which VO.,, < 35V, since in this region the oxide 
behaves as an open circuit (ie. Q.. =O). 
Setting QOx =0 into Eqn. (9) and rearranging yields 
y- -Rg (C.. + C's )x+ Res Cx 
where x=Vb/Va and y=jVb. dt/Va. Values of Rg 
and Ccg were obtained from equation (10) by 
linear regression and the known value of C.., (= 
42.26pF Section 3.3). Figs. 16 to 19 show the ()bd(t) 
profiles 
extracted from the experimental data using 
Eqn. (7). 
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Figure 16: ()ox(t) 81- Vox(t) for 1OV/ms data 
5.2 ESD 
The circuit model of Fig. 20 was used in the 
analysis of the ESD data. C. is the internal stray 
capacitance of the AutoZap discharge module, Ct 
is the capacitance of the co-axial cable and Cy 
represents the combined capacitances of the 
HP10431A probe, the leads and the 
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Figure 17: Qox(t) & Vox(t) for 10OV/ms data 
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data 
microprober/chuck system. The current probe and 
the voltage probe resistance were not included in 
the model since they have negligible effect upon 
the waveforms. 
Simple circuit theory shows that the o)dde voltage 
V.., is given by 
v V- Rb (I - CY4-) 
t* 
and the injected charge Q.,, is given by 
Q -f'l, * -C V- CV 0 ox Cy ox 
The circuit elements were measured using a 
Wayne-Kerr 4210 LCR bridge and were found to 
have the following values: 
Cx = 1pF Cy = 10pF Ct = 87pF C, = 94.9pF 
Fig. 21 shows the VOx and QOx profiles 
reconstructed from the experimental data using 
Eqns. (11) and (12). 
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Figure 20: Circuit Model of ESD Apparatus 
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6. Discussion 
6.1 Slow Transient Results 
The waveforms in 
indicate 'pinning' of t 
tunnelling injection at i 
continues until the onsi 
indicated by a rapid in 
decrease in V..,. The i 
breakdown defines Qbd, 
Mgs. 16,17 and 18 clearly 
ie oxide voltage due to 
he oxide cathode. Pinning 
t: of dielectric breakdown, 
. rease in Q.., and a rapid 
alue of Q.., just prior to 
As the speed of the voltage transient is 
increased (Figs. 16-19), the voltage magnitude at 
which VOx pins increases, causing a variation in Qbd* 
it is therefore possible to examine the Qbd VS' Vox 
relationship for the oxide. For example, when IV.,, I 
= 36V (Capacitor 6, Fig. 17), 1 Qbd I=3 nC. While, 
when JVOJ is increased to 40V (Capacitor 11, 
Fig. 18), JQbdj falls to-2nC. Although Qbd and VOx 
vary between samples, the general trend indicates 
a steeper dQbd/dVO., than is predicted by the 
theory in Section 2 (see Fig. 3). Two of the samples 
tested (Capacitors 1 and 16) seem to require 
substantially less voltage and charge for breakdown 
than the others. These samples probably had major 
defects in their oxides. 
It is worth noting that the voltage pinning, and 
hence the limitation of Obd is caused by the same 
mechanism which supports breakdown and hence 
the oxide can be visualised as acting as its own 
protcction diode. 
62 ESD Results 
The fast transient speed of an ESD pulse 
(-l, OOOV/. us), together with the low resistance of 
the ESD source (1.5Kn) cause VOx to be forced 
higher than in the case of a slow transient pulse. 
Fig. 21 shows that V,,, is forced up to about 43V, 
causing breakdown with a ()bd<<1nC. This is 
consistent with the steepness of the Qbd VS* Voic 
curve discussed in Section 6.1 above. These results 
suggest that under ESD conditions, the single 
criterion for breakdown is that V should exceed 
0 Ox a certain critical value V. Hence, according to the 
circuit model of Fig. 20 [see also Eqn. (6)], the 
breakdown voltage threshold Vbd should be given 
by 
Vbd - 
V*(C- + C' + Cc + C--) 
C. + C, 
The value of Vbd predicted by Eqn. (13) using 
V =-40V is -93.9V which correlates well with the 
experimental value of -92V. There is clearly an 
excellent correlation between theory and 
experiment. 
63 The Effects of Temperature 
There is very little difference between the 
voltage/current relationships measured at 27 and 
1400C. This is consistent with the Fowler- 
Nordheim equation which predicts very little 
variation of tunnelling current/field relationship 
with temperature [8]. This indicates that the 
temperature dependence observed byAmerasekera 
and Campbell [4] occurs only for very long time 
scale stressing (>10ms) and that the breakdown 
observed in the slow transient tests is due to the 
same temperature independent mechanism as ESD 
breakdown [6]. 
7. Conclusions 2. Chen, I-C, Holland, S, Hu, C, "Electrical 
Breakdown in Thin Gate and Tunneling 
Oxides", IEEE Transactions on Electron 
Devices, ED-32, pp. 413-22,1985. 
Experimental studies have been conducted into 
dielectric breakdown in MOS oxides under both slow 
voltage transient and ESD stress. The experimental 
techniques have been described and the results have 3. 
been presented. 
The results indicate that the Qbd VS, Vox Curve 
is extremely steep in the 0-3OnC region, causing the 
oxide voltage required for ESD breakdown to be 
approximately constant. This observation was used to 
derive an accurate expression for the ESD 
breakdown voltage threshold of an MOS device. 
The effects of varying temperature upon 
breakdown behaviour were also studied, but no 
trends were observed. 
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Abstmct 
A study of oxide breakdown under EOS (oontinuousý ramped and pulsed 
voltage) and ESD in a variety of MOS devices is presented. The results are 
wed to dewlap a mom accurate version of the 'causality' tbeory 
for oxide 
breakdown. M& tbeory is used in the development of a model for negative 
polarity ESD breakdown. Mw major conclusion of this model is that ESD 
breakdown is almost entirely dependent upon the oxide field. It Is then 
sbown (both experimentally and dworclically) that posluve polarity 
breakdown in a p" structure can only be supported by avalanche 
conduction In the deeply depicted silicon surface. M fact 
Is used to 
extend the negative polarity ESD model to predict positive polarity 
breakdown. 
L Istredvetlon 
..., I 
Ibe t1sin pte, addes of MOS devioes are highly oncepuble"to dielectric 
breakdown ander BOS and ESD strm con&donL Over room years, numerous attear" 
have been mode so Wen* the causes; CC electrical breakdown in thin Siq, layem 
Experiments Indicate tha ESD breakdown Is caused by the Injection of charge &Vm the 
cathode swfi- into the aside under Fowler-Nordbeim tunnelling jeg;. JUý The voltage 
threshold for breakdown under very slow voltage mmp twitions has been shown 10 
decrease with increasing temperature 14L whilst under faster transient conditions 
(including ESO) it appears to be temperature Independent 15,4 Breakdown behaviour 
also seems to be affected by the type and derditY Of the doping In the cathode material 
14 
At Present there Is DO simple model which eVIaInS all the observed EOS and 
ESD breakdown behrAour. The purpose of this Paper is to present the results of a range 
of EOS and ESD aperiments on MOS devices and develop a theoretical framework to 
Unk aH obscived phenotmna to a oDmmon mfthanisnL 
We 
where B-0.929j8vCZrn.. )*#'flj3hqj and 
k-(qW/gdm_)cxp(4. (2m_, )"#n4-Mlorý/3bq)/(I. 07?. U an clectrons effective 
man in SiO, is equal to Its rest ins- then k-27.269A/V'aad B-364.4MV/cm. 
Since the c"nentiall famr in Eqn. (4) varies with F much faster than the Ft. a 
further approdmation can be made: 
is 
where Js is a constan4 approximately equal to 2.461.10"A for ficids in the 9. SMV/cm 
region. 
I Tlmry of Oxide Breakdown 
Numerous physical models have been developed to explain dielectric breakdown 
In SiOl. Some theories leg. U. 91 maintain that clectron traps In the bulk oxide are 
responsible for breakdown. Others jeg2j claim that breakdown Is supported by trapped 
holes dose to the cathode/oxide surface. 
It Is, however. generally agreed *m the prooess Is not Instantaneous, but kMIves 
a cumulative Nvearout! of the dielectric during tunnelling lidection. This has been 
described as the leaunUtyl theory. 
BreAdown can be characterLwd In two ways: 
A. 'nme-to-brtakdown ft. ý 
Acwrding to the rural causality model, t. the time delay till breakdown is 
related to the stress field profile F(t) by the equation 1121 
dt (6) f., O, 
t MO) 
where r Is a function of Fft If IF remains constant with tim then Eqn. (I) can be 
written 
2. Fawlkw-Nordbelm Unnelling In MOS strodum 
Under high clectrile field F. the eleam tunnelling current density 1. from the 
cathode Surface Into the oadde Is Sovtr-d by the FowleMordbeltn equation 181 
3kqF 
where q Is elecM cbarM It is Planrs constant. 0 Is the sero-field SI-Si% barrier height 
m: and q: am the effective electron masses In SKý and silicon respectively and v and 
t are tabulated AuKtions which an be appro3dinated as 
t(F) - I. CY7 
V(F) - 0.929 - 45". 10-4F (3) 
In the region of F-IOMV/cm. Using these approdmations. Eqn. (I) can be written 
t'a -T 
Ibus fM may be seen as the dme-to-breakdown for a constant field F. Several forrm 
have been gW= to the finiction in One of the most accurate and theoretically 
plausible is 110,111 
I 
*here to "I arc OOnstantL FIS-1 Shows the above model fitted to the 
Anstant field 
experimental data from MOO and I IL 
Over a narrow GeW range (approx. 13-18 MY/cmj the model appears to be 
accurate whilst at low fields (to the right of Fig. (% 1, is shorter than expected. This 
may be due to electronic charge. trapped during the lengtbly stressing period, enhancing 
the Internal oxide Md and acoelerating the breakdown proom At high fields, t. Is 
longer than expected. Possible reasons for this will be discussed later. 
6 
I" 4z 
tyý -5 
.2 -6 
-7 
Oxide Thickness: 100 A 
. ....... Model 
Chen et of 
A 
Fong & Hu 
io 
1/F (x lE-8) (cm/V) 
L- log t. ý vL 1/Ficid data (after Cben et a14101 A Fong & Hu 
b. Charge4o-breakdown (Qb. ) 
Breakdown can also be characterised In terms of the 'charge-to-breakdowd' or 
()Oý k. the total charge density Injected into the oidde prior to breakdown given by 
ým 
(9) 
if the field F temsins consMat vAth tinw. Eqns49) and (5) can be combined to yield 
1! (10) 
where O, -JrG and H-? -& According to the model of Chen. Holland and Hu 121 It 
represents die exponential factor governing impact lonisation in the SiO, and is therefore 
independent of B. Hence a plot of Qw vs. field should provide a characterisation of 
breakdown Independent of any space-charge Induced variations In 8 110t QW h also an 
important parametet In die analysis of ESD breakdown. where the charge available to 
support breakdown is limited to the charge stored in the Inuman body' capacitance 16ý 
Oxide breakdown under ESD stress exhibits none of the 'causar nature discussed 
above but appears to be field dependent and time Independent. This led earlier workers 
to believe that ESD breakdown is due to a different mechanism from continuous 
voltage/current (EOS) breakdown (4ý Ibis paper presents die alternative view and 
demonstrates that the causality theory Is consistent with the observed ESD phenomenL 
Test Samples 
lite following lest samples were used In the experimenu detailed belw. 
p4M NOS CapadtoM 
I dcvke/army (see IF44 
Type It pte arm 49.10an2. polysilicon pte doping- 16"an* 
(n4ypej substmte doping- 5.10"cml (p-Weý oxide 
thickness: 400k 
NMOS Transistor ArraA 
10 devion/array, oommon gate & sourceý polysilicon pit doping 10" crO 
(n4ypej citannel doping 4. ICPcm3 (ptypej sourceldrain implant doping. 
2.10 cm4, Wde thicimess 400A (see F%3ý 
Type 2: Total gate area 51.07#0 
Type 3.. Total gate area 380.95, vm2 
Type 4: Total gate, area 78.6pm2 
Type S: Total gato area 5"AvO 
Type 6. Total gain area 599.42#0 
Dc%ioes were stressed between late and substrate, all other terminals; being left floating. 
S. Ramped Field Experiments 
Fig. 4(a) shows the apparatus used for voltage ramp aperiments on MOS deviceL 
A purpose built pulse generator Produ-d a begad" Polifte variable speed voltage 
transient V. (tj aMUed to the device unda test via a pair Of short " leads. The 
current was monitored In tems of the voltage transient V,, (t) across a resistor R. (Imn) 
connected In series with the chuck. R. also served to liffdt the tunnelling current In the 
umiscGo" di 42 410 
(Gate CWAGCQ 
Z 
tote 
all of; dt FICK Wde Cc dreira OW o"C" ýOýLC4 IN ever4mm 
P-SkOn $AStOtC 
M"Soom (stb*ote cwdod) -WIU-t- I. A. Vk. c-4., t) - 
FIgure 2: MOS Capacitor Structure 
ýicum 
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Figure 4: Field ramp 
oxide. V. and V. were monitored by HP10431A and HP10440A voltage probes 
respectively. The wavc(ornis were captured on an HP541 I ID digital storage oscilloscope 
and downloaded to a desktop computer for analysis. 
Typical V. and V. waveforms obtained using negative polarity transients an 
NMOS transistor structures are shown In ft, lft Fig. S(&) shows the equivalent circuit 
used to analyze the waveforms. The oxide voltage V. and Injected charge 0. profile$ 
were extracted using the relations 
V- - V. - Vb (11) 
9 f v,, * - C. V. - (C. - C. ) (Y. . V. ) 
where Cý is the total stray capacitanot In parallel with the deAce under test. Cý Is the 
total capacitance In parallel with Fý &W R, is represents the combined resistances of P, 
and the HP10440A voltage probe. 
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FigureS: Field ramp data analys4: (a) I 
voltage/charge wa%--foruts 
Typical V. (Q and 0_(t) profiles am shown in Fit-5(b). V. clearly PIDS at a VIIuC V. 1, 
corresponding to the threshold for Isignificavit! tunnelling conduction 
(aPPrCW- '37V (0ý 
a 400A oxide) and drops rapidly when 0_ reaches the charge-to-breakdovn4 
le- A-Qw 
(see Eqn. (10)) where A Is the oxide area over which tunnelling occum 
rý (L"mcows) 
2 Oc 7 
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Figure 6: log(Breakdown Charge) vL I/V_P for Field Ramp Data 
Mie relationship between the chargetoobreakdown and V. F is shown In Ft&& ne 
curve, is apprtudmately linear, In agreement with Eqn. (10ý ne point which lies well 
below the aim probably indicates an lextrinsie failures, akin to those observed. for 
umple, by Wolten and van der School jlý 
It Is Interesting to compare the measured values of breakdown dune with the 
1, evels of charge available during an ESD event. For a IOOV ESD pulse supplied by a 
NCM, S7D4WC 'human body moder system (W capacitance Cj- 1OOpFj the upper 
Umit of the charge available for tunnelling is equal to 1OnQ Referring to Fig. 6. It 
appears that this level of charge is attained when the o3dde voltage Is about -36V. 
L Constant Field Pulse Experiments 
Ile following exper: mW was performed to determine Im (and bence f) as a 
function of field F. Tbe gates of NMOS E-mode transistor arrays with 400A oxides were 
subjected to Deptive polarity cotwAft voltage pulses of vatying inagaltudeL IU times- 
to-breakdown were measured mW recorded. 
ILI 
12- 
........... 
Group I 
Group III 
-14 
C Group 11 r, 
Fipre: 7-. IoL tm vL I/F data reproduced from the results of other workers 
The resulting IoLtm vs. I/F curve is shown In Fig. 7. The results were grouped into 
the following three categories: 
Group k These results are believed to form the Itall end' of a failure distribution, 
the whole of which could not be observed using the equipment avallable. 
Ie- many oxides stressed In this field region failed to break down within the 
measurement time range of the oscilloscope. Ilese results were therefore 
excluded from the analysis. 
Group M These devices failed at much shorter times than expededL 71q were 
therefore assumed to contain the as= 'extrinsle defects observed by 
earlier workers jeglý 
Group III* Tbese results form a curve no unlike those measured by Fong and Hu (III 
and Chen et al [101 (see Fig. 1), linear for high I/F but becoming concave. 
up as the field increases. 
7. Short4ime-scale Fowler-Nordheint Tunnelling 
The nonlinearity of the Io&(Q vs. I/F curve at high fields indicates an 
imperfection in the causality breakdown model as stated In Section 3. The following 
experiment died some light on the fessons for this inconsistency. 
A fast voltage pulse was applied to a small dimension MOS transistor array via 
a 1OMn resistor (see Charge passing through the oxide was not readily replaced 
due to the high source mistance and hence tunnelling was Indicated by a decay in the 
device voltage with time. A small capacitance in parallel with the 10MCI resistor 
sharpened the risetime and hence produced a constant voltage pulse, 
Fig. g(b) shows a typical voltage waveform obtained from this experiment. It is 
clear that tunnelling begins only after a time delay At after the application of the voltage. 
Tbe value of At varies very slowly with changing voltage (far slower than the "nential 
factor in the causality equation) and shalL for the purposes of this paper. be regarded 
as havina a constant value of 200m. 
CTI 
(a) Apparatus IRS 
HP414513 
Pulse 
Cenerator C, CO, :: DUT 
(b) Typical Waveform 
rn* doloy to stort of tunn*mng 
FIgure 8: Short 
lln%* IC-5 
L Modiried Causality Modd 
Since oxide breakdown Is believed to be caused by tunnelUng llZ3,9. IOL it is 
reasonable to assume that the damage leading to breakdown aocumulates only during the 
period over which tunnelling accurs. Hence Eqn. (6) can be re-written 
(13) f. '" ; 7( -F) 9 
or for a congant field 
fbi - voe' - At 
(14) 
Fig. 9 sbows the IoL(Q vs. I/F curve predicted by Eqn. (14ý USIng At-200ns. 
-i-1000MV/cm and rs-22KI. Or's, compared to the 'intrinsle (Group TH) experimental 
data. 
10- 
14- 
Model. 
(I 
bd- & 1) -'E exp(-&-Y 
/F) 
-4g 14ý- 2.286.1d . 'Y - 1000 W/c- 
5 &t 200ns 
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'1 
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vrwd (Cm/WV) 
Figure 9. Comparison between 'intrinsie pulse breakdown data and modified 
causality model 
9. M4Wd of Negitive Poladcy ESD Brukdown 
to this section a model of oxide bmakdwo under negative polarity ESD (HBM) 
sum is deyckVA based upon the mod; ed causality theory presented In Section Llbe 
j!. reclictions of the ESD model are experimentally tested in Section 10. 
When negative polarity stress is applied to a p4ype MOS structure, both electrode 
swfaces am driven into accumulation and most of the device voltage appears across the 
agide. Hence to a fair approximation. the situation can be modclw using the simple 
circuit of Fig, 10(a) where q and R represent the human body tc-, -I- am and capacitance 
sa C. represents the oxide capad 
*Uwe va"Age 
R-1.5K 
Tc - loopF 
c.. 
(a) CSO Circu; t Model (b) Theoretical CSO Pulse PrCQ4 
Figum 10: Negative poMrf ESD modcl: * (a) Equivalent circuit. (b) Hypothetical 
voltage wavcshape (not to scaleý 
9.1 Modelling the Voltage Pulse Pgvrik 
TIC current source in F400(A) represents tim: tunnelling Wection at the oxide 
cathode. As in the previous section. an abrupt commencenient of tLmncmng win be 
asp=ed after a tim delay at from the beginning of die pulse (see Fig. 10(b)ý Hence the 
watielling current ]ý. Is given by 
Ek 
T. 2 
where A is the oKide am ova which 0,. oclt, *n O=M(. S&I, to be equal to the total 
a3dde mal T. Is the o3dde thickness aod H is the Heaviside step hmtioL 
(1) Pre-T-IlIng ClMse rise and dwtU) to <a< A* 
NtgleCdq any o6cill-tory cffcdg -useA by izbductazmx. the pulse proMe is 
Siven by 
V-(C) 
where r, Is the tizoo constam of the pulse rise &Ad V. is the %ffecdW stress voltage 
received by the adde (je. ihe maiunam value to which V. can rise in the absence of 
codde conductlom V. Is generally Iowa than the %ppW EsD voiLage ve slow the oxide 
mW ghe tiansmission medium prwAg a capadLive load to the MD source 113ý 
(U) TvmwMag (PuUe decoy) [At <t -C so): 
Ujunnell, COMMCU=gftCffi"fiS6'(i=COr4t&AU(Scý)I-At)tbeaV. AAt)iI 
eqWSOVe-UtbGtUnQClIi CUMM Is of die ordero(PA then the voltage across the 
OU body ralstacm Is negligible and all the capacitances parallel to tile adde ((: ý C. 
traosmUsion line capacitances etc) act as a sim& capacitor C Under this assumption. 
the decoy profite - be modelled by the differential equation 
1. (V dr 
subjC4 to the boundary condition V. (AQ - V, SoMng Eqn4l? ) yi" 
2 T_ 
Ak! St-&t) (28) log. 
Ic 
7-- .0e 
IV 11 
93 Modelling Oxide Damage and Failure 
II)c voltage profile of Eqrqlg) cast be Inserted into the modified cau-I ty model 
(Sectioa 8ý For this purpose let 
S(t) - f. '* (19) "I ýF) 
such "t s(tj -L S(t) can be seen as a meapme of the o3dde damage Inflicted by a field 
profile F(t) ova a time IL Inserting the field profile F(t)-V_(t)/T_ Into EqrL(19) yields 
c T. AkB(t-At) (20) 
S(C. V IVI IN . 
). 
cAk(B-y) 
11 
c T_ 
Setting s(t. &Vj - 1. Eqn420) can be re4zTangcd to give t. as a Cincti a of V. ir- 
Cr_ Akv. (y-S) 
.C7. - 
e 1- 
(&, - At *i "a --* TV-. 1 CZI) AkB 
IC 
T_ AkB 
Toe (tbeAt) vs. V. curve predicted by Eqn421) is plotted in Fig. 11 using the values of 
k. B. -v and to calculated previously and the values of T_ and A aMop&w to a P-type 
capacitor Type I (see Section 3ý It is clear that the transition from a very large t" to a 
very small t., occurs over a narrow voltage range. Hence the oidde brc&U down either 
very quickly or not at all. 
0.9 
"0 0.6 
0.4 
0.3 
31 
0.2 
0.1 
Eff. ct" ESCO " 
Flgurt 11: Iheoreticd (lwe4q M Ve CUM 
Let S(V. ) represent the total oxide damage inflicted by a complete ESD pulse of 
effective magnitude V, ic. 
c T. 
(T-N)T. 
(22) 
S(V. ) - s(S... V) ., 
Iq 
* i, Ak(y-B) 
ESD breakdown thresholds are normally determined by a %tee test in Whkb IL Sequence 
of ESD pulses of asocadin mqaibi& am applied unul bmakdw&n OOMM &I the Ifth 
pulse 
1, --A vi (23) 
where and &V is the voltage resolution. H- 6a breakdown Voltage 
threshold V. ' k defined as V. (u) . n. AV. The JOW o4de damage S, (rAV) aft" pulse 
number ir is equal to the total damage produced by pulses I to f. lcý 
cr -(T-81 
T. 
ýýE # kAVI C24) 
Fqý12 shows 66 additional damage S(r. AV) infficted by each vicoessift PAN 85 & 
perventage of the total damage S, (rAV). plotted agairst r for AV-3V. Clearly tb4 van 
majority of damage b Inflid by die And pulse In the sequence Ile. S(f-AV) -4 
S((r+I)AVý Henot for %endbW maOmde of AV (3V+j the criwion W ESD 
bmakdovm In a pulse sequewe test can be eqcessed a 
ev 
where V. * is the cffcý ESD breakdown voluV threshold. ibis c3prenion can be re- 
arruged to yield 
lv*- (T-B)r. (Y-B)T. A 
log. 
[ cr IA 
A to 
Variations In " IoUqA) tem am small ompared to dw OdW W- Im 66 
deaminat" and coa dwrefam Wýw4ectod (this is demonstr" Im the calcdatiom iu 
TaW 1ý Haut the effectin bccakdown voltage thresbold is a buwdw of die quality 
and tWckwu of the ad& and lartely Independe" of the ad& am& and suess 
con&tkmL Its vguc is approxiggawy UV for & 400A aid& wWa is remnably 
coosisuat with the -36AV estimated by the charge/voltap dwA [a ]Fig 6. 
t so- 70- 
40- 
&v av 
46 
30 
20 
6 io , 20 So - do 50 
Eff. caý P. Wo mog. Rdo CV) 
Figum M Incremental damage S. plotted as percentage of total damage S, for an 
ESD pulse Vquctlct 
IC Expertrmwts Oa NePtlv* Polarlty ESD Breskdow4 
F-18,13(a) sbows the apparatus used to measure negative polarity ESD breakdown 
voltage thresbolds. The Hartley AutoZap ESD source supplied ESD pulses to the 
devices 
under test via a co-aidal cable. and the ourent proMes were monitored 
by a Tektronix 
Cn current probe, MOS capacitors WW transistor Ways were subjected tO negative 
polarity EsD pulse sequences. beginning at -WV and 
Increasing to magnitude In steps 
of 4V until breakdown was observed. Breakdown was 
Indicated by a distinctive change 
in ft sbapt of the current wit"(0m 14 
Apparatus (b) Circuit Model 
Co-exW coNe 
I 
cr, 
MP341110 
Probe Pwtm 
4 vioal Ve Dem-Y 
08CM09C 
4 Owk* 
%. 
: U. dr=T1 
7veý 
ý-- C Toe 
7 
7 
Firm 13. ESD Apparatus and Equivalent Circuit 
I 
FI&I31(b) shows a ciw* model for the ESD apparatus. vAu=eq Is the 
capacitance of the co4xW transmission cable. If an cadds voltage 
V. *--40V Is required 
to canse breakdown (Section 6) then tic %MW EM breakdown voltage 
Vu Is Sinn 
by 
Vid . 
V. * .6C. * C-) (27) 
C, 
and C ,. Wes gneasumd using a 
Wrpe-Kerr 4210 Mt bridge and Ve' was 
calmlaW Sw ea& suuccurt using FWjmV4 Cj was equal W 9SSPF ON all te" 
, IbemvdW "ines at v. wit dweby deduced and am couTared with thek 
eVerimewd values In Table 1. 
Tabk 1 
Strod. * TYPO Lperi. -t-I V., (q+cj V. * Tbe*Wkal Vb, 
Type 1 -96V ML6pF -4U2V -109.94V 
Type 2 . 80V 1IL4pF -37269V -83.47V 
Type 3 . 8w 120.2pF -38396V -WAV 
Type 4 -WV 118.5PF -37.506V 44.04V 
Type S -84V 12LOpF -X602V -87.51V 
Type 6 -94V 12LlpF -M. 64W -97A6v 
lUm Is a fairly cime correlation between theoretical and experimeaW vu for 
the transistor stray structures Crypes 2-4 A anall Inaccuracy (apprOx-15%) e3dsts for the 
capacitor structures Crype 1ý Mils Is possibly due to an Inaccuracy In the calculated V. * 
caused by the tunnelling surface am& not being emctly equal to the gate ares. (A 
decrease In A In EqnM produces a decrease In the magnitude of V. *. ) 
IL Model of Posldve Polarity ESD Breakdown 
Under positive polarity stress, the p-type silicon is driven first into deep depiction 
and then Into Inversion. The inversion layer can be formed either by themally induced 
minority eloctrons or by avalanche *Dnduction in the depletion layer. 71)e rate of 
inversion layer growth under thermal carrier generation is governed by the minority 
carrier rcsponse time! r... between lOrns and Is 114). For the purposes of this model, 
r.. will be taken to be approidmattly lOms. This situation can be conveniently modelled 
for a 4lpF MOS capacitor by Including a P, -2SOMn resistor In series with the *Kide 
capacitance. such that the *3d& voltage (and hence the inversion layer duwgc) responds 
With A time COVISLAUt Of 1025ML 
" Fig. 14(a) shows the appmdmate equivalent circuit for a p-typc MOS capacitor 
under positive ESD stress. The behaviour of the circuit can be modelled by numerical 
solution of the differential equations: 
V. - V. C, 
dV, 
& ds 
(28) 
V, - 
V3 
C. ýý2 (29) 
subjed to the boundwy conditions V, (O)=V, and V3(0)=O. Fi&14(b) shows the 
numerically predicted VXQ profiles corresponding to + IKV and * IOOKV ESD pulses. 
It is dew from these wavefoms Oat tM slow WnoritY CRITW generation rate causes the 
tannelting current to IpW the adde voltage. It was shown In Sections 6 and 7 that an 
oxide voltage V. of about 40V is required to support ESD breakdown. Hence, referring 
to F4.14 It appears that if thennal carrier generation were the only medwim of 
Inversion. even with the smallest value of rk (lOms) a device could widstard positive 
ESD pulses well In excess of IKV. 
(a) Circuit Model (b) Theoretical Waveforms 
5. V, 
R- 250M 
V2 
:0......... 
--- IOOKV 
35 
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FIVM 14: Ibcomfical aulysis of positive polarity breakdown In the absence of 
avalanche conduction 
This shows that the podtivepolarityMbreakdown atvoltages below IKV(7.131 
most be v4)ported by depletion layer avalanche eWucdm Avalanche conduction 
occurs during the initial 'deep depletion! phase, before 6ermat carrier generation his 
begun and the depletion layer voltage h at its peaL Mwe device voltage V. * required for 
breakdown should therefore be given by 
r. - V. - V. (30) 
where V. * Is the ackle breakdown voltage (given by Eqn. 26 as approximately 40V) and 
V. is ft depletion Irfer avalanche thresWid. 
12. Experiments on Podthv Polarity Emkdown A 
Tom experiments were des4ned to test the theory developeA In SWou L 
12.1 De(emloadonofAystanchellreshold 
Mie depletion layer avalanche thresMid was determined using the voltage faMP 
apparatus described in Section S. Positive polarity voltage ramps were applied to 
unimplanted MOS capacitors (Type 1ý 
Fig. 15 shows the equivalent circuit tried to analyze the data. I'lic oxide voltage V_ 
was reconstructed using the relation 
V. V. - V. C. it, 
**Ue the wlt&P Vd., lcmu die VmfAm dePletiOn laYer was reconstructcd using 
V1. - V. - V, - V- (32) 
Fig. 16 sbows ft Vý wW V,,, curves re-constructed using this te&nique. The depiction 
layer voltage saturates dose to a value V, - 90V for all the devices tested. which 
indicates the silicim avalanche threshold. The avalanche threshold appears to Increase 
with tirne. Us increase Is believed to be caused by Joule beating in the localised 
avalanche filaments (or Imicroplasntas*) located at the capacitor comers. 
TM apparent decrease In V,, towards the end of the reconstructed waveforms 
Indicates die onset of significant Fowler-Nordheim tunnelling. Tunnelling begins when 
V. reaches a threshold of sround 4 IV (whi ch is approximately consistent with the 
negative polarity value. see Section Sý Mie sections of the V. and V,, curves after this 
point have no physical significance since Eqn431) ceases to hold In the presence of 
tunnelling. 
An earlier study (131 suggested instantaneous oxide breakdown when depletion 
layer underwent avalanche. Ilme results show that ft is not the case. Avalanche 
tonduction merely provides a continuous supply of electrons for Injection Into the codde 
while breakdown it" depends upon the oxide ficldý In accordance with Eqn426). 
U1 Sub-avalanche Breakdown 
The apparatus of Fig, 17(a) was used to examine positive polarity oxide breakdown 
In the absence of depletion layer avalanche conduction. A continuous + 5W D. r- voltage 
was applied to a p-type MOS capacitor Crype IýTbe oxide tunnefling charge proMe was 
determined by monitoring the voltage V, across a large Capacitor q"2lmF connected 
In series with the device under test to collect Injected clune. Fi&17(b) sbows a typical 
Qjtýj-C, kVj#)j proMe-The sharp Increase In dVk/dt after I hour 15 minutes indicates 
exide breakdown. C4d (the value of Q. at breakdown) Is equal to 510pr_ which is mom 
than A000 times the dwge available In a IOOV ESD pulso-- 
Tbis result adds experimental evidence to the theory of Section L It shows that 
cvw If the device voltage the adde breakdown potential (Ibe appW SOV fta 
exceeds the 40V adde breakdown voluge, given by Eqn426)1 the slow electron 
generation rate causes the exide voltage to remain low and hence %, and Ow to be very 
hith MansI10) and (14M. 
(a) Apparatus (b) Typical chorge/time profile 
50V 
OIOX 
DUT 
HP41458 
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---- Anoýser 2.2fff Im 
-T, Ih 15m t 
Figure 17. Sub avalanche positive POlaritY CAPeriment 
123 Positive Polarity ESD Breakdown Ilmsholds 
The expeAments described in Seciian7wcre repeated using positive polarity ESD 
pulseL Fig. 18 sbows the equivalent circuit for the poeitive polarity EM qstcfL 
. .............. RC 
x t 
............ 
Pulse 
vo Tronsmosston 
v 
Cv 
Figure IS: Positive polarity ESD circuit model 
Axcording to thisequivalent circuit. th4applied breakdown voltage threshold V. Is given 
by 
V6, I 
(c, - C. ) (V. - V; ) - c- V; 03) 
C, 
Theoretical values of V, were calculated. assuming that the values for V.: are equal in 
magnitude to the values of V. * used in Section I and taking V. - SOV. q and C, were 
equal to 95.5pF and 117ApF for all the experiments. Experimental and theoretical V., 
values are compared in Table 2. 
Table 2 
Structure Expedmental Vw V.: C- Theofetkat Vb, 
Type I 324V 41.32V 41pF 28&45V 
Type 2 116V 37.269V . 8pF 261. "V 
Type 3 132V 38.396V 2-6pF 264.62V 
Type 4 192V 37.506V SpF 26256V 
Ty; n 5 220V X602V 3.4pF 266MV 
Type 6 204V 3&648V 3.5pF 266ATV 
For die case of the MOS capacitor Crype 1) the experimental Vb, k about 11% 
higher than die theoretical value. Iihis discrepancy may be due to a resistive voltage drop 
in series with V.. introduced by current constriction around the avalanche filaments. 
Hence EqW3) provides a slightly pessimistic estimate of a device's ESD sensitivity. 
Correlation for the transistor results is. In gener4 pmr. The major source of 
inaccuracy Is probably V, which was only measured for an MOS capacitor structure. 
11 Conclusions 
Odde Breakdown In MOS stwum under a variety of EoS and ESD conditions 
bas been studied both experimentally and dieoretically. A fairly dose correlation has in 
geners! bfta observed between the cqw1mental data NW 6e themtka predictions. 
Tbe following specific conclusions can be drawn from this wOrL" 11 
1. The tion-liticarity of the I*Q vs. I/Field curve at high electric AcIds may be 
due to the fWte time response of the Fowler-Nordheim tunnelling measnisM 
This finite response Is possibly due to the finite time constants of the traps at the 
cadiode-exide interface. 
2. Analytical modelling has shown that the apparently time4ndependent 
characteristics of ESD breakdown (narnely the near4nstantancous failure and the 
absenoe of latent oidde damage) are consistent with the causality breakdown 
model. 
MW V", profiles circuit for Voltage ramp apparatus 
3. Experiment and theory have shown that positive polarity breakdown in a p-type 
structure under sub-kilovolt ESD conditions can only result from avalanche 
conduction in the deeply depicted cathode. The total device voltage required for 
breakdown is equal to the cidde breakdown potential plus the depletion layer 
avalanche threshold. 
Hence a wide range ot EOS and ESD phenomena have been eVlained in terns of a 
single theory. namely a modified version of the causality breakdown model. 
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Abstmct 
Experimental and theoretical studies on the ESD 
sensitivity of unprotected MOS transistors are 
presented. An experimental examination of short time- 
scale Fowler-Nordheim. injection shows an apparent 
time delay between the application of stress voltage 
and the onset of tunnelling. A model based on 
transient thermal emission of trapped electrons is 
developed to explain this phenomenon. This model, 
combined with the 'causal' theory of time dependent 
dielectric breakdown (TBBD) is used to develop a 
model of fast transient/ESD oxide breakdown under 
negative polarity conditions. This model can be 
extended to embrace positive polarity ESD 
breakdown, as well as EMP and other spurious pulse 
phenomena. 
circuit optimisation [eg. 1]. However, only a few 
workers have investigated the basic physical 
processes of fast-pulse/ESD oxide breakdown 
[eg. 2,3], which are still poorly understood. An 
improved understanding of these mechanisms may 
contribute to the design of better protection circuits. 
Several models of oxide breakdown under long 
time-scale stress have been developed [eg. 4, S], and 
extended to fast-pulse and ESD conditions 
[eg. 2,6,7]. However, several observed phenomena 
remain unexplained by these theories. This paper 
continues the work on a deeper, more quantitative 
level and develops a model better suited to the short 
time-scale conditions associated with ESD and 
electromagnetic pulse (EMP) stress. 
Theory 
Symbols not defined in text 
h Plank's constant (6.63.10-34Js). 
k Boltzmann's constant. 
(l. 38. M13J/K). 
wo Electron rest mass (9.11.10-31g). 
q Electronic charge (1.6.10MC). 
CO Permittivity of free space 
(8.85.10,14F/cm). 
C(al Relative permittivityof 
S'02 
(3.9). 
Si, SiO2 potential barrier (3.2eV). 
h/2ir (1.06.10-31s). 
1. Introduction 
T'he'miniaturisation of metal oxide semiconductor 
(MOS) transistors requires the production of thinner 
and thinner gate oxides. Ultra thin oxides are highly 
susceptible to electrostatic discharge (ESD) damage 
and can fail catastrophically at static potentials as low 
as IOOV. For this reason, a considerable amount of 
research has recently been performed on protection 
Several conflicting models of oxide dielectric 
breakdown have been proposed. It is generally 
agreed, however, that electrons tunnelling from the 
cathode continuously erode the dielectric over a 
period of time. This leads eventually to unstable 
current acceleration, causing thermal dissociation of 
the dielectric. This is called 'time dependent 
dielectric breakdown' or IDDB. 
The erosion may involve a ýtree' of high trap 
density, growing from the anode toward the 
cathode, causing breakdown when it spans the 
dielectric [5,8]. Alternatively, the continuous 
trapping of electrons may distort the internal oxide 
field profile, producing high localised fields which 
rupture the SiO2 network [9]. 'Me injected electrons 
may also induce holes in the dielectric by band-to- 
band impact ionisation (BBII) [4] or by surface 
plasmon interactions at the , anode 
[10]. Some 
_ 
of 
these holes are trapped in surface states near the 
SiO2/cathode interface, presenting an areal charge 
density %. When Q, reaches a critical value QP*, 
the local electric field is enhanced, increasing the 
electron injection rate and accelerating the process 
toward breakdown [4]. 
For the purposes of this paper the latter model is 
assumed (although any model of current-activated 
erosion would suffice), giving the following condition 
for breakdown 
tbd 
11 f Pet QP* 
0 
where td is the time delay to breakdown after the 
application of stress, a is the hole generation 
efficiency (the number of generated holes per injected 
electron), q is the hole trapping efficiency (the number 
of trapped holes per generated hole) and J is the 
tunnelling injection current. If the holes are generated 
by impact ionisation then cf is related to the electric 
field F by the equation 
-H 
ao e' 
where ao and H are constants. a is also known to 
increase with increasing oxide thickness [2]. 
At this stage, a constant electric field F=V,. /Tý. 
(V.. =oxide voltage) is assumed throughout the 
dielectric until the trapped charge density reaches W. 
The tunnelling current density J is therefore given by 
the Fowler-Nordheim equation [I I] 
B 
-B 
IF 2C F- joe F 
where 
-3 
q3m; B= 
4ý2m. * 4ý2 (4) 
guhým; 3%q 
in: is the effective electron mass in Si (1.1 mj, m.: 
is the effective electron mass in the SiO2 forbidden 
gap and JO is approximately constant over a limited 
field range. Fitting Eqn. (4) to an experimental J vs. 
F characteristic requires an m,. * of approximately 
0.362niýo [121 (various values between 0.3mo and 
0.5m, are reported throughout the literature). This is 
considerably lower than the m,. *= I. Omo of the SiO2 
conduction band [13] or the m,,: =0.96mo measured 
from Lenzlinger and Snow's temperature dependent 
tunnelling data [14]. Although the classical image- 
force accounts for the discrepancy [121, this 
explanation is discarded in the present paper in 
accordance with Hartstein & Weinberg's quantum- 
mechanical argument [15]. - 
If the Fowler-Nordheim equation is combined with 
Eqns. (1) and (2), the breakdown condition can be 
written 
thd 
f dt 1 (5) 
0 -r(F) 
where T(F) is the value of tbd for a constant field F, 
given by 
-1 
where To and y are constants. ' 
Two distinct modes of breakdown have been 
identified, ie. intrinsic and extrinsic. Intrinsic 
breakdown is governed by the inherent properties of 
the MOS structure while extrinsic breakdown is 
associated with structural defects [161. Intrinsic 
breakdown in any given structure has a constant tbd 
for a given F, allowing it to be characterised by a 
constant To andy. Extrinsic breakdown has a shorter 
t, d, which may be characterised by an effective 
,[ 
171. Extrinsic breakdown oxide thickness Tfr< T., 
varies randomly between devices, generally 
following a Poisson distribution [16]. 
Under fast transient conditions, the J vs. F 
characteristic departs from the simple Fowler- 
Nordheim model [7] and Eqn. (6) cannot be directly 
applied. The examination of this departure and the 
development of a modified tunnelling model suitable 
for fast transient conditions are amongst the main 
objectives of this paper. 
Experimental Samples 
The samples used in these experiments were 
NMOS transistor and capacitor structures, fabricated 
specifically for process characterisation. All devices 
had 40mn oxide thickness, ICPcnfl n*-type gate 
doping and 4.1011cmý p-type substrate doping. No 
implant doping was present. Several different gate 
areas were used and the relevant dimensions are 
quoted where necessary throughout the paper. Ile 
devices were tested at wafer-level using a 
microprober system at room temperature. All 
electrical connections were made between the gate 
electrodes and the metallised wafer base, leaving 
source and drain contacts floating. 
4. Short Time-Scale Fowler- 
Nordheim. Tunnelling 
4.1 Experiment 
Under very fast transient voltage stress, the 
tunnelling current in an MOS oxide may be several 
orders of magnitude smaller than the displacement 
current foe.. Mdt. It is therefore very difficult to 
observe using standard techniques. 
Fig. l(i) shows an experiment devised to study 
tunnelling under fast transient conditions. (Ms 
technique was first introduced in an earlier paper by 
the authors [7]). Fig. l(ii) shows a simple equivalent 
circuit model for the apparatus. While C. and k are 
intentional circuit elements, RP, is the resistance of the 
oscilloscope voltage probe. C. represents the total 
capacitance appearing directly in parallel with the 
oxide, consisting of the oxide capacitance, the 
capacitance of the oscilloscope probe and any other 
stray capacitances. 
(i) Apparatus 
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j A. Jtun 
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VO 
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Fig. 1: Apparatus and Equivalent Circuit Model for 
Short Time-Scale Tunnelling Experiment. 
The operation of the circuit is as follows: As the 
relay is closed, the voltage VO is applied to the 
potential divider consisting of C. and C,. This causes 
a voltage V. = VOCJ(C. + C. ) to appear across the 
device under test (DUT). If the potential divider 
formed by F, and R, is adjusted such that 
RP/(R. +RF) = CJ(C. +C. ) then charge-leakage 
from C. via It., is replenished by the current in k 
and V.. remains constant. If, however, a tunnelling 
current path opens across C.. then the equilibrium is 
disturbed and V,.. decays with time. The V. (t) profile 
is captured on a digital oscilloscope and downloaded 
to a desktop computer for storage and analysis. 
The success of this experiment depends upon 
obtaining a sufficiently low value of C;,.. If C. is too 
high then the decay of V. (t) is too slow to be 
detected. Additionally, the maintenance of a high field 
in the presence of tunnelling leads to rapid breakdown 
[see Eqn. (l)], preventing the sample from being re- 
tested. For this reason, only small dimension 
MOSFETs are suitable for this experiment. 
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Fig. 2: Experimental V,. (t) Profiles. 
4.2 Results and Discussions 
Fig. 2 shows a typical set of waveforms obtained 
from the above experiment using small dimension 
transistor structures. The n+-type polysilicon gate 
was biased negatively with respect to the p-type 
substrate, allowing rapid majority carrier 
accumulation at both oxide surfaces and eliminating 
any depletion layers in series with the oxide. Ile 
waveforms suggest a rapid rise of the tunnelling 
current after a time delay At. 
The experimental At is many orders of magnitude 
greater than the traversal time of electrons in the 
tunnelling barrier [18], so a quantum-mechanical 
cause is unlikely. Alternatively the time constant of 
the oxide capacitance C., and the substrate resistance 
R. may be responsible for the delay. This hypothesis 
is difficult to test, since the circuit elements are too 
small for accurate measurement by standard 
impedance analysis equipment. However, 
measurement of the gate-substrate resistance of a 
broken-down transistor (which can be used as an 
upper limit for R) and calculation of C. = 
e. c., A/T,. shows that CA is far too small to 
account for the results. 
Earlier work assumed that the oxide current 
changed abruptly from zero to the value predicted 
by the Fowler-Nordheirn equation after a time delay 
At [7]. Examination of Fig. 2 however, shows that 
this is unlikely to be the case. The final value to 
which V,, settles seems to decrease as the maximum 
value of V,. increases. This suggests that the 
mechanism is history dependent. Tbus during the 
decay, the oxide 'remembers' the value of V,.. 
during the initial dwell period At and adjusts the 
current accordingly. Hence the tunnelling current 
lags behind the oxide field, as if the oxide were 
behaving as a kind of inductance. 
4.3 Framework for Modelling 
According to the circuit model of Fig. l(ii), the 
apparatus can be modelled using the differential 
equation 
1 (VO - V. ) - (C. + CP-) 
V.. 
- A-J(t) + R, dt Rp, 
(7) 
where A is the oxide area. It will be assumed that J is 
dictated by an 'effective' oxide field F, (t), related to 
J(t) by the standard Fowler-Nordheim equation, ie. 
jB _IF, 
2 
The time-lag hypothesis of Section 4.2 suggests a 
first-order dynamical relationship between F, (t) and 
the overall field F=V,. (t)/T... 
Numerical solution of Eqn. (7) using a trial form for 
the F/F. relationship yields a theoretical V,. (t) profile 
which can be compared with the experimental results. 
Some features of the F/F. relationship may be 
deduced by direct inspection of Fig. 1. Firstly the 
monotonic decay of I V. (t) I suggests that the process 
of Eqn. (7) is not quickly reversible. Secondly, the 
rapid decrease of At with increasing V., indicates 
strong field dependence. 
These features suggest a transient distortion of the 
oxide field system due to de-trapping. Theoretical 
studies by Avni and Shappir [5] show that an 
electrically neutral oxide can become positively 
charged under high fields by impact-induced emission 
of trapped electrons (ie. trap-to-band impact ionisation 
or TBII). Since very few mobile electrons are 
available during At, a model based on spontaneous de- 
trapping is suggested. Trapped electrons can be 
spontaneously emitted by trap-band tunnelling or by 
the Poole-Frenkel effect, ie. thermal excitation over a 
field-lowered trap-band potential barrier [19]. For the 
purposes of this paper the latter mechanism is 
assumed. 
4.4 Physical Model 
For simplicity, a homogeneous two-dimensional 
sheet of traps is assumed. This sheet contains No 
traps/cO and is situated at a distance x. from the 
anode. Although prolonged charge injection generates 
further traps in the oxide [4,5,8,9], No can be 
assumed to be constant over the short time periods 
involved in this experiment. 
At zero field, the equilibrium trapped electron 
density % is compensated by a fixed positive charge 
density q. po, leaving the oxide electrically neutral. 
The trap occupancy can be modelled by the first 
order rate equation, governing the opposing effects 
of trapping and de-trapping 
dn (Za I (N4ý n) -1 (9) dt q 'If 
I 
'cc 
where n is the density of filled traps, or is the 
capture cross section, % and is the de-trapping time 
constant andrf is the zero-current trap filling time 
constant. Ile apparent non-reversibility of the 
process implies that the last term in Eqn. (9) should 
predominate, making dn/dt always. negative. 
The value of T. is assumed to be governed by the 
overall oxide field F. If the Poole-Frenkel effect is 
responsible for de-trapping then Hartke's three- 
dimensional emission model [19] can be used, ie. 
+f 
kT 12 
+F 1), exp(_IýF)i 
W 
T, (n 2 
[ýTF] 
(k 
(10) 
where fl=(qYircO,. )1 and 7-. (0) is the zero-field de- 
trapping time-constant. If n=po at zero field and 
current (see above) then rf must be equal to 
TJO)(Nolpo-l). The effective field F. governing the 
tunnelling injection is defined as the field in the 
barrier region, which, according the Poisson 
equation, is given by 
F, -F + 
qxl (po - n) eo e-. T. 
Strictly speaking, the presence of charge q(prn) in 
the oxide invalidates Eqn. (7). However, simple 
calculations show that Eqn. (7) remains an adequate 
approximation. 
The static J vs. F characteristic can be computed 
by setting dn/dt in Eqn. (9) to zero and performing 
a simultaneous numerical solution of Eqns. (8) to 
(11). Fig. 3 shows the results obtained from sensible 
parameter values (x. =0.3T,,., po= 10"cnl', 
N,, =10"cnTI, or=10-15cm), using m: =M() and 
adjusting T. (O) such that the relaxation time 5T. is of 
the same order as At (10, as) at IOMV/cm (see 
Fig. 3). Ile computed data clearly provide a 
plausible approximation to the Fowler-Nordheim. 
model with nl: =0.318mo. This is approximately 
compatible with the results of Kreiger and Swanson 
[121, which require m: =0.362mo. 
Fig. 4 shows the V.. (t) computed by simultaneous 
numerical solution of Eqns. (7) to (11). Ile profile 
clearly exhibits an approximately constant V,, 
followed by an abrupt decay, in good qualitative 
agreement Fig. 2. 
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Fig. 3: J vs. F data obtained from Eqns. (8) to 
(11) [ni: = mol, compared with standard Fowler- 
Nordheim model [in: =0318no. 
-36 
a. 
-37 
0 
-38 
rime (Microseconds) 
Fig. 4: Transient oxide voltage profile obtained 
from numerical solution of trapping/de-trapping 
equations. (Compare with Fig. 2. ) 
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5. ESD Breakdown 
5.1 Experiment 
Fig. 5 shows the ESD apparatus used. Human body 
model (HBM) ESD pulses were supplied by a Hartley 
'AutoZap' ESD simulator with a variable discharge 
capacitance C,. Ct was charged to a given voltage V. 
and discharged via the resistance R (1.5KO) into the 
device under test. Ile discharge module was mounted 
close to the wafer microprober in order to minimise 
parasitic elements. 
Voltage/current waveforms could be captured by 
an HP54111D digital storage oscilloscope and 
downloaded to a desktop computer. Analysis of 
these waveforms allowed the ESD system to be 
characterised in terms of a circuit model (see 
below). 
Oxide breakdown was detected by measuring the 
IN characteristics of each oxide before and after 
pulsing. Devices were stressed between gate and 
substrate, with all other contacts floating. 
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Fig. 6: Negative polarity ESD threshold data. 
5.2 Negative Polarity ESD Breakdown 
Negative polarity breakdown thresholds 
Vbd were measured by applying pulses of increasing 
magnitude (2V between pulses), until oxide 
breakdown was observed. Although the voltage 
probe was necessary for circuit characterisation, it 
was removed in these experiments in order to 
minimise unnecessary circuit elements. Fig. 6 shows 
the negative polarity breakdown threshold as a 
function of the discharge capacitance C1. The results 
are clearly consistent with earlier investigations, 
showing a decreasing breakdown voltage threshold 
with increasing Ct [20]. 
5.3 ESD Circuit Model 
In a p-substrate MOS device under negative 
polarity stress, accumulation occurs at both oxide 
surfaces and the vast majority of the device voltage 
appears across the oxide capacitance C.. Fig. 7 
shows an equivalent circuit for the ESD system 
under negative polarity conditions, showing the 
following parameters: 
C. Stray capacitance 35pF. 
of discharge module. 
C, Capacitance of 20pF. 
transmission system. 
R AutoZap 'body' resistor. 1.5KQ. 
C, Probe capacitance. 8PF. 
R, Probe resistance. 1MG. 
The last two elements do not apply to the ESD 
threshold experiments since the voltage probe was 
unconnected. 
----------- 
R 
10 lip Is of Cl is CO 
Rps, P I HT 
to :1 Fig. 7: Negative polarity equivalent circuit model 
for negative polarity ESD experiment. 
The effective voltage V. of an ESD pulse is the 
voltage which actually appears across the device under 
test. T"his differs from the applied voltage VO because 
of the capacitive loading effect of the oxide [20] and 
the packaging and pulse transmission media [6,7]. For 
the equivalent circuit of Fig. 7 (without CP and RP), V. 
is given by 
VO IT" C, + C, + C. ] 
by [71 
IfBT. A 
-Mr. 
. 
S(I)m 
-CTx AIB(t-, &t)+, -V. B-e V. 
, rOAIH. ý 
CT.. 
(14) 
where H= -y-B (Note: V. denotes the effective ESD 
voltage magnitude and is positive irrespective of 
stress polarity). The value of s(t) increases 
monotonically, saturating towards a value S(V. ) 
given by 
T' 
exp 
1-.:! 
-T'l s (V. ) =v TOA, X H 
Ile effective ESD breakdown voltage V. * can 
therefore be defined such that S(V. )=l, yielding 
the following expression 
(12) V'* -HT. 
,AI 
-ro H) (16) log, 
(- 
ý CT. 
When the pulse is applied, the device voltage rises 
to V. with a characteristic rise-time constant r, given 
by 
R 
T. -+c. , C, + C. 
In the present experimental conditions, -r, cannot be 
more than a small fraction of a microsecond. Since 
this is far smaller than the emission time constant -r. 
(Section 4.4), the oxide voltage can always be 
assumed to have reached V. before the onset of 
significant tunnelling (this has also been shown 
experimentally [6]). For tunnelling currents of the 
order of 1LA, the voltage across R can be neglected 
and the situation resolves into a single capacitor 
C=(C.. +Cl +q+C. +Co, charged initiallyto V. and 
discharging into the tunnel junction. 
5.4 AnalYtical ESD Model 
An earlier publication assumed an abrupt increase in 
tunnelling current from zero to the value predicted by 
Eqn. (3) at time At after the application of stress [7]. 
This yields an analytical field profile F(t) which can 
be combined with the theory of Section 2 to predict 
the breakdown condition. For this purpose it is 
convenient to define a transient oxide wearoutfactor 
s(t) = QýQp* predicting breakdown when s(Q = 1. 
According to the analytical F(t) profile, s(t) is given 
C. + C, I 
Fig. 8(i) shows some constant-field time-to- 
breakdown data, plotted In(time) vs. I/Field. The 
data points form a distribution reflecting random 
oxide inhomogeneities, which lies roughly within the 
area ABCDEF. The graph has two characteristic 
regions: BCDE, in which breakdown is governed by 
causal wearout and ABEF (tbd<6, us), which is 
dominated by the tunnelling time At. -j and To must 
be calculated from the former region [7]. Assu ig 
that statistical variations between samples are 
exhibited in 7-0 rather than y, y= 825.62MV/cm and 
4.879. Ies<7-0<4.502.10's. These values, 
together with X and B appropriate for 
m.: =0318mo, allow V. * to be calculated as a 
function of C., [Fig. 8(ii)]. The variation of V. * over 
the full range of q is clearly small, showing that 
ESD breakdown can be accurately characterised in 
terms of a single effective breakdown voltage V. *. 
V. * is also relatively insensitive to the statistical 
variations between devices, varying as little as 3.5 % 
over the full range of To. 
5.5 Ntunerical ESD Model ' 
The analytical model rests upon the assumption 
that no tunnelling and no oxide degradation occur in 
the interval O<t<At. According to Section 4.4 
however, a small current does flow during this time. 
Since this current is too small to produce a 
significant oxide charge depletion it does not register 
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Fig. 8: (i) Constant-field breakdown-time data (D- 
mode NMOS), (ii) Theoretical effective breakdown 
threshold as a function of C,. 
in the experiment of Section 4.1. However, it does 
not necessarily follow that the current is unable to 
degrade the oxide during this time. The assumptions 
used in the determination of Eqns. (14-16) may 
therefore be unsound. 
An alternative approach is to solve Eqns. (8) to (11) 
simultaneously with the equation 
C. ±F 
dt 
to obtain the F(t) and J(t) profiles. These can then be 
combined with Eqn. (I) in order to obtain the 
s(t)=Q/Qp* profile which is compared with the 
analytical version in Fig. 8. This clearly illustrates that 
degradation during 0<t< At is negligible compared to 
subsequent degradation and that the analytical model 
is adequate. 
The analytical and numerical models both predict an 
almost constant value of V. * irrespective of the system 
capacitance C. 
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5.6 Constant Energy Effect 
A curious feature of this model is that it 
produces, under some conditions, the illusion of a 
constant energy to breakdown. If the capacitance C. 
was not known to exist, then the total electrostatic 
energy E might be supposed to be equal to 'hCIV02. 
If remains constant, then the Vbd vs. C, curve would 
have the form 
Vbd. - cowt. 
C, 112 
Fig. 10 shows this curve superimposed on the curve 
of Eqn. (12) for C. =40pF, V. *=-38V. T'he curves 
are practically coincident for a very wide range of 
C1. It is probably this coincidence which led earlier 
workers to conclude that ESD breakdown is thermal 
rather than charge/field activated as proposed in this 
paper C 203. 
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Fig. 10: Comparison of constant energy and 
constant V. * profiles. 
5.7 Positive Polarity ESD Breakdown 
Early experiments showed that an oxide's ESD 
breakdown threshold is affected by the doping of the 
cathode material [3]. It was later suggested that 
positive polarity ESD breakdown in a p-substrate 
device can only result from depletion layer avalanche 
breakdown [20]. Subsequent experiments showed this 
theory to be correct [7]. 
Ile extension of the above model to positive 
polarity ESD requires not only the inclusion of the 
depletion layer avalanche voltage V.,, in series with 
the device, but also a nonlinear resistance introduced 
by current construction around the avalanche 
filaments. This is a complex situation and will be 
addressed in a separate paper. 
Conclusions 
Ile ESD sensitivity of a variety of unprotected 
MOS structures has been studied theoretically and 
experimentally. The theoretical models, based upon 
the causal wearout of the oxide under Fowler- 
Nordheim tunnelling, provided accurate predictions of 
the observed breakdown phenomena. 
The following important conclusions can be drawn 
from the work: 
1. The anomalous 'tunnelling time delay' 
observed in earlier studies [7] can be modelled by 
field-dependent spontaneous emission of trapped 
electrons, causing space-charge evolution within the 
oxide. This model also permits equal effective 
electron masses to be assigned to the oxide conduction 
band and forbidden gap. 
2. The above model of tunnelling combined 
with the causal theory of oxide breakdown predict an 
effective ESD breakdown threshold which is almost 
constant with changing capacitance. This fact, when 
combined with a circuit model o-f the ESD system, 
can create the false impression that breakdown is 
energy limited. This led earlier investigators to the 
false conclusion that ESD breakdown is thermally 
activated [20]. 
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Abstract 
The relationship between parametric drift and latent 
damage in ESD-stressed MOSFETs is studied. Sub- 
breakdown damage causes minor characteristic distortion 
and may remain undetected until failure. However, such 
damage is only produced within a narrow stress-voltage 
window. 
Oxide breakdown may cause straightforward 
malfunction (catastrophic failure) or degraded transistor 
action (walking-wounded behaviour). Walking wounded 
devices can degrade further under working voltages (0- 
10V), providing a latent failure mechanism. Prolonged 
stress may cause partial recovery in catastrophically failed 
devices. These phenomena are attributed to polysilicon 
intrusion into the gate oxide and channel regions. 
Catastrophic and walking-wounded failure are modelled 
using the PSpice circuit simulation system. The effects of 
degradation bpon CMOS logic are also examined. 
(E) mode MOSFETs into depletion (D) mode, causing 
logical malfunctions. Several other workers [6-8] have 
found that ESD-induced oxide breakdown distorts a 
MOSFETs I/V characteristics, causing a reduction of the 
transconductance 9. or a total loss of transistor action. 
The former condition is described as 'walking wounded' 
while the latter is termed 'catastrophic failure' [6]. Soden 
and Hawkins [8] found that g, reduction in CMOS circuits 
is accompanied by an increase in the supply currentý 
introducing a battery-failare haza d in portable equipment. 
These phenomena were also - predicted by SyrzyclTs 
theoretical analysis [9]. 
The present work examines the relationships between 
latent damage and characteristic variation in MOS 
transistors. Attempts are made to correlate parametric drift 
and oxide wearout in MOSFETs subjected to ESD. The 
degradation of walking-wounded devices towards 
catastrophic failure under working voltage conditions is 
also studied. Tentative attempts are made to model this 
degradation process using the MicroSim, PSpice software. 
1. Introduction 
The importance of electrostatically-induced latent 
damage was established in: the early 1980s by McAteer et 
al [1,21, who showed that sub-catastrophic ESD can reduce 
the reliability of electronic components. Such damage can be inflicted in the factory during almost any stage, of 
manufacture. Unless the affected devices are eliminated, 
they can enter the field and fail prematurely during 
working life. 
The fear of latent damage has prompted a considerable 
research effort over the past decade. For example, 
Crocketfs experiments on packaged CMOS circuits [31 
showed that low-voltage (1kV) ESD pulses rendered devices more sensitive to subsequent high-voltage (2.5kV) 
stress. Later work by Aur et al [4] showed a reduced hot- 
electron reliability in MOSFETs subjected to ESD pulses. Sub-catastrophic ESD can also cause characteristic 
variation in components. Holmes [5], for example, showed 
that an ESD pulse below the breakdown threshold 
produced a negative shift in the strong-inversion threshold 
voltage Vp This was often sufficient to drive enhancement 
2. Apparatus and Test Structures 
2.1 Apparatus 
Fig. 1 shows the apparatus used in these studies. The 
devices were tested at wafer-level using a 
chuck/microprober system. Ile Hartley 'AutoZap' 
supplied human-bodpmodel (HBM) ESD pulses, which 
were applied to the device under test (DUT) between the 
gate and the wafer substrate contacts. Fig. 2(1) shows the 
equivalent circuit of the AutoZap. The 2-way relay allowed 
the discharge capacitance C, to be charged to the required 
pulse voltage V. and subsequently discharged into the 
device-under-test (DUT) via the discharge resistor R2. 
Fig. 2(2) shows a typical ESD pulse voltage waveform, for 
a 1SM resistive load. Ile effect of ESD upon the DUT's d. c. characteristics was observed tieing the Hewlett Packard 
HP4145B parametric analyzer. Room temperature (approx. 
25*C) was maintained throughout the experiments and the DUTs were illuminated by the microscope illumination 
system during testing. 
HP4145B 
i 
II 00 011 Parametr c 
Anoly3er 
00 11 Microsc" 
Hor ! ley 
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Figure 1: Block diagram of the experimental apparatus. 
The device may be switched between the 'AutoZap' 
ESD source and the HP4145B parametric analyzer. 
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Figure 2: (1) AutoZap equivalent circuit [MIL-STD- 
883C human body model (HBM) specification] and (2) 
Typical output voltage waveform [into 16YJI resistive 
load]. 
2.2 Test Samples 
NMOS transistor structures were fabricated on 3" 
diameter wafers of <100> bulk silicon, p-doped to 
6.6.1014cmwý Tkn+ source and drain regions were formed 
by 100keV arsenic ion-implantation to a density of 
2.1e=7ý. Channels were 
_preferentially 
implant-doped to 
a net concentration of 4.10'cm. 73 us'ing boron (p) in the E- 
inode devices and phosphorus (n) in the D-mode devices. 
Gate oxides were grown in 02 under 950T to a thickness 
of 40nm, upon which the 455mn polysEcon gate electrodes 
were CVD deposited. The gate polysilicon was As (n") 
doped to a density of 101cniýý The field-oidde was 0.6pm 
thick, and was supplemented by a Mpm Si glass 
passivation layer. 
The transistor structures were fabricated in arrays of 
eight devices (denoted dl-d8), with common gate and 
source terminals and individual drains. Since the ESD 
pulse charge (qVý may not be evenly distributed 
between the device gates, each array was analyzed as a 
single unit rather than a set of independent structures. 
Although this adds an unfortunate complication, it 
sunulates an actual U. input in which many gate structures 
are connected to a single pin. Fig3 shows a circuit diagram 
of the interconnections, together with the dimensions of 
the various structures. 
(a) C; rcuit Diagram of MOSFET Array Structure 
-- 
drains 
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(b) Physical Dimensions of Test Transistors 
Type IdI d2 d3 d4 d5 I d6 d7 d8 
NMOS(E) W-25 'v 
W-32 W-35 - W---42 ýL W-46 1 W-63 W-40.8 W. 102.9 
L-3.5 L-3.5 L-3.5 L-15 3. 5 
I 
L-3.5 L-3.5 L-3.5 
NMOS(D) W-25 E W-32 W-35 W-42 W- 4 W-46 W. 6 W-63 W-40.8 W- 102.9 
. -3.5 -3.5 
L 
L-3.5 L-3.5 L-3.5 . L. 3 L-3.5 L. - L-3.5 135 
(W - channel width. L- channel length. all dimensions in micrometers) 
Figure 3: (a) Interconnection of devices in MOS 
transistor array, (b) Dimensions. 
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Figure 4: Extraction of VT and g. parameters from 
MOSFET transfer characteristic. 
3. Sub-Breakdown Latency and 
Parametric Drift 
3.1 Experiment 
Ile iniltial phase of this study concerned sub-breakdown 
ESD damage, ie. latent damage produced by ESD pulses 
below the oxide breakdown voltage threshold Vbd. 
Parametric drift was characterised, in terms of the 
transconductance g,, and the strong-iavereion threshold 
voltage Vp Ilese parameters were defined as the gradient 
and intercept of the Id vs. V curve in the saturation 
region (Fig. 4). V& was held at 
OW during this experiment. 
Ile experiments were performed using NMOS E-mode 
transistor arrays. Each device in each array was 
characterised in terms of its initial transconductanceg. (O) 
and initial threshold voltage VfO). Negative polarity ESD 
pulse sequences were applied to the gate structures and g., 
and VT were measured for each device after each pulse. 
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Figure 5: Sub-breakdown parametric drift in NMOS 
enhancement transistor array subjected to -48.5V ESD 
pulse sequence. 
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Figure 6: Sub-breakdown parametric drift in NMOS 
enhancemenktransistor array subjected, to -37.5V ESD 
pulse sequencet 
The process was continued until oxide breakdown was 
observed in terms of a finite gate current !,. 
Ile data was then processed in the foll6wing manner: 
The values of g,, and VT for each device after each pulse 
were expressed as a percentages of g. (O) and V-1ý0), 
yielding the percentage values gn(, Vo) and V-1ý17o). The 
average value of g. (To) and V-1ý96) for all the devices in 
the array was plotted against the number of pulses n. 
FI&S shows the resulting graph for -48.5V ESD pulses. 
While gn remains approximately constant prior the 
breakdown, it suddenly drops after breakdown (in 
agreement with earlier studies [6-8]). The average value of 
VT decreases during the pulse sequence, suggesting the 
occurrence of positive charge trapping. Although this 
agrees qualitatively with Holmes' results [51, the variation 
does not exceed 10% and the latent damage may remain 
undetected until breakdown. 
Fig. 6 shows the results of an identical experiment 
performed using -47.5V ESD pulses. At this lower voltage, 
the latent damage per pulse is smaller than in the previous 
experiment and the array withstands a far greater number 
of pulses prior to breakdown (a further 20 pulses were 
required to cause failure). As with the 48-5V experimen4 
g. remains approximately constant while VT decreases. 
However, the VT decrease is subject to fluctuations, 
suggesting that positive and negative charge trapping may 
predominate alternately throughout the pulse sequence. 
Again the shift does not exceed 10% and is too slight to 
cause functional errors. 
The voltage dependence of latent failure was further 
examined by repeatedly pulsing NMOS array structures 
and noting the number of pulses n required to cause 
breakdown. Fig. 7 shows n plotted as a function of the ESD 
pulse magnitude ýp (each data point represents the 
average value obtaiiied from rive structures). The voltage 
'window' AVI,, t associated with significant latent failure can be conveniently dermed as the voltage range between n= 10 
and n=1, which is clearly in the region of 2V. 
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Figure 7: Pulses-to-breakdown n vs. pulse voltage Vp 
in NMOS E-Mode transistor arrays. Latent window 
AVht is defined as voltage range between n=10 and 
n=1. 
32 Ileoretical Analysis 
The value of AV,., can also be computed using oxide 
wearout theory. According to the Chen-Holland-Hu model 
[101, field-assisted "elling supports eloctron-hole pair 
generation and subsequent hole-trapping in the stressed 
oxide. The trapped hole cliarge (which may be responsible 
for the observed VT drift) distorts the field profile, 
enhancing the tunnelling current and accelerating the 
process to towards dielectric breakdown. Application of 
this model to ESD oxide breakdown [11,121 shows that the 
damage factor St produced by a pulse of magnitude V. 
can be expressed as 
S(vp) - 
T. 
C-XP 
voA kH 
where C is the total capacitance parallel to the oxide, A is 
the oxide area, T.. is the oxide thickness, L is the pulse 
attenuation factor due to capacitive loading (given by 
L=C, IC) and ro, k and H are constants. St is derined 
such that St =0 and S, =1 represent virgin and failed 
devices respoctively. St is therefore approximately equal to 
]In, and the latent failure window can be re-defined as 
V(S,, =O. I) 
Combining Eqns. (1) and (2), together with the 
approximation e-2s. -. 0.1 yields 
A via = Vbd I-T.. (3) HT. + 2LFbd 
where the breakdown voltage magnitude Vbd (ie. the value 
of Vp for S, = 1) is given by 
VU 
T.. 
L- log, 
( 
-r, -DCA 
rH) 
Since C, = 100pF, T,. =40nm, H=550.7MV/cm [measured 
for identical structures in ref. 12], C=11723pF 
[independently measured] and Vbd=45V, A Vlat can 
be shown to be M2V. Since the measured value was 2V 
(see Fig. 7), the theory agrees roughly with the experiment. 
th 
4. Latent Damage and Parametric Drift 
in Damaged-Oxide Devices 
4.1 Experimental Procedure 
Results are reported for 64 NMOS transistors, of which 
32 were E-mode and 32 were D-Mode. The devices, all of 
which conformed to their nommal specificationsý had 
received no prior stress. The procedure was as follows-. The 
devices were initially characterised, in terms of their Id vs. 
V& and characteristics and were then subjected to single 
ESD pulses of -20OV, -10OV, +10OV, and +20OV. One 
specimen of each array type was stressed at each voltage. 
The Id vs. Vd, curves were then re-measured and 
compared with the original characteristics. 
Since many of the devices were in a delicate walking- 
wounded condition immediately after stress, a 
characterisation method was required which subjected 
them to minimum measurement stress. The magnitudes of 
Vds and Vg, were therefore limited to the range - 1V to 1V 
during characterisation. Fig. 8 shows Wical characteristics 
of undamaged devices. 
7le characteristics of some of the degraded devices were 
thenTe-measured using Vd, and 1ý, ranges of 0-10V, in 
order to examine the effects of working-voltage stress upon 
the characteristics. Since V. is common to all the devices 
in an array, only one device per array was subjected to 
such measurement. 
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Figure 8: Typical Id vs. Vds characteristics of virgin 
transistor structures. 
42 Results 
The post-ESD characteristics were classified into the 
Mowing categories: 
Group 1. Unchanged characteristics. 
Group 2. Characteristics with negatively-shifted V-1, 
Group 3. Characteristics with reduced g., converging at 
0 Igm- 
Group 4. Characteristics with reduced g,, not converging 
at origin. 
Group S. Linear resistive characteristics. 
Group 6. Characteristics with zero gm. 
Typical characteristics from each category are shown in 
Figs9 and 10. Groups 2-4 clearly belong to the 'walldn- 
wounded' category, while Groups 5 and 6 are catastrophic 
failures. The threshold-voltage variation in Group 2 was 
sometimes of the order of several volts, causing E-mode 
to (UA) 
20.001. -8 unclamagea tgroup 
: clevice 
a 00, 
-1,00.0 
Vas 50.00/div fl-V) 
to 
(WA) 
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20.007 
group 3 
2.500' 
400.0 
0.0 
-3 * 000 100.0 0 
VOS 50.00/div (mv) 
AOO. O 
Figure 9: Post-breakdown characteristics of NMOS E- 
Mode transistors (Groups 1-3). 
devices to effectively become D-mode. The 
transconductance reduction in Groups 3 and 4 varied 
between about 5% and 95% (anything beyond a 95% 
reduction was classed as a Group 6 failure). Fig. 11 shows 
which of the devices on each array fell into each category. 
Many of the devices whose characteristics were re- 
ineasured using O<V <10V retained their stabl walking. ds 0 
wounded characteristics. Others, however, underwent 
further degradation during characterisation. Fig. 12 shows 
the characteristics' of two walking-wounded devices 
(originally of Groups 2 and 4) after they had received three 
characterisations. (A typical undamaged device 
characteristic is shown for comparison. ) These devices are 
clearly unstable under working voltage stress and therefore 
constitute a latent hazard. 
Further experiments were performed in order to 
observe this degradation phenomenon in action. Fig. 13 
shows the transfer characteristics (Id vs. ýr, ) for an 
NM9S E-Mode device during the degradaiion cycle. 
Characteristics A and B were measured immediately 
before and after the application of a -80V ESD pulse, 
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0000 
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Figure 10: Post-breakdown characteristics of NMOS E- 
Mode transistors (Groups 4-6). 
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vpo Nt'o"" d1 d2 d3 d4 d5 d6- VI d8 
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Figure 11: Distribution of failure catagories 1 to 5 in 
NMOS arrays. 
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Fligure 12: Characteristics of walking-wounded devices 
(originally in Groups 2 and 4) after three 0-10V 
characterisation sweeps. Typical undamaged 
characteristic is shown for comparison. 
while characteristics C and D show the results of 
subsequent characterisations. Since characteristics B and C 
possess positive transconductances, (aIdlaVd, they must 
be classified as walking-wounded states. However, 
characteristic D is clearly a catastrophic failure of Group 
5 (see Fig. 10). Degradation is displayed by the spasmodic 
jumps of characteristics B and Cý which cause the devicr. to 
drift towards catastrophic failure under working-voltage 
stress. 
In a limited number of cases, repeated characteristic re- 
measurement caused an eventual return to transistor action 
(positive g. ). In this recovered state, the transistors were 
extremely robust and could often withstand ESD pulses up 
to several hundred volts. However, these cases were rare, 
and most catastrophically failed devices retained in their 
characteristics indefinitely. 
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Figure 13: Characteristics during degradation. 
43 Dismssion and Modelling 
Dielectric breakdown in MOS o)ddes is believed to be 
accompanied by the intrusion of one or more filaments of 
polsilicon gate material into the SiO2 [8]. These filaments 
can form conductive paths between the source, drain and 
gate terminals, or between the gate electrode and the 
channel. The geometry and position of the filaments dictate 
the nature of the failure characteristics [9]. 
43.1 Qualitative Analysis or Failure Characteristics 
Group 2 characteristics are clearly extreme cases of the 
negative VT drift encountered in Section 3. In these cases 
the positive-charge trapping was sufficient to drive E-mode 
devices into D-mode (or D-mode devices even further into 
depletion). 
Group 3 failures probably result from filaments 
connecting the gate to the source terminal. Since the 
filament resistance Rf forms a potential divider with the 
parasitic gate resistance R the effective gate-source 
voltage is reduced by a 
&a`ctor RfI(R(+Rd, thereby 
reducing the effective transconductance, by the same factor. 
The characteristic is uniformly scaled-down by the process 
and the characteristics continue to converge at the origin. 
Group 4 failures are caused by gate/draia and 
gate/channel filaments. When V is high and Vd, is low, 
current flows in through the gate and out through the 
source, creating a negative Id for positive Vds. Hence the 
characteristics fail to converge at the origin. Ile g. 
reduction is caused by inversion-layer charge being sucked 
out of the channel region into the gate via the damaged 
oxide. 
Group 5 rFVresents an extreme case of the gate-drain 
breakdown, wherý the current in the filament resistance Rf 
dominates the transistor drain currenL Similarly Group 6 
represents an extreme case of gate-channel breakdown, 
where practically all inversion charge is depleted via Rf. 
The spasmodic nature of characteristic shifts in Fig. 13 
suggesWthermal expansion of defects due to joule heating. 
As the power dissipation in a defect increases during a 
voltage sweep, the temperature increases quazi-statically 
until a critical temperature is reached. At this point the 
defect expands rapidly, reducing Rf, until a new 
equilibrium is reached. Since this transition is fast for the 
parametric analyzer to measure, the characteristics appear 
to consist of discrete curves, punctuated by discontinuities. 
432 PSpIce Model of Failed Device 
A I=ped-element model of a failed transistor was developed using; the MicroSim. PSpice software. 7be 
methodology (which was based upon that of Syrzycki [9]) 
is illustrated in Fig. 14. Defect models #2 represents the 
gate/source and gate/drain filament structures described 
above- Since gate-channel breakdown (defect model #1) is 
accompanied by solid-state diffusion of n" doping into the 
channel region [9], a rectangular equipotential of 
dimensions Ld x Wd, was placed within the channel, 
dividing the structure into three different transistors. The 
PSpice LEVEL 1 MOSFET model (Shichman-Hodges) 
was selected, together with VT=O. (Although it assumes 
constant mobility, it easily applicable to the failure 
characteristics of Figs. 9 and 10, in which the fields are 
insufficient to cause mobility modulation. ) Figs. 15-19 show 
failure characteristics simulated using this model. 
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for damaged MOSFET. 
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FlIgure 1S: Group 2 failure characteristic predicted 
iWing PSpice model. 
4.33 Effect of Degradation on CMOS Operation 
The impact of device degradation upon logic operation is 
a complex subject which shall be dealt with more fully in 
a later publication [13]. The present discussion is confined 
to the simple CMOS invertor (NOT) gate. 'Me left portion 
of Fig. 20shows a graphical representation of the operation 
of such a circuit. The two transistor characteristics are 
superimposed and the operating points for a selection of input voltages are transferred to an input vs. output 
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Figure 16: Group 3 failure characteristic predicted 
using PSpice model. 
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Figure 19; Group 6 failure characteristic predicted 
using PSpice model. 
graph. The output clearly exhibits a logical 1 while the L--3-5pm' Ld=L/4 input is held at 0 and vice versa. 
10 W=IZ- 5pjý . Wd =W/4 ............ The right portion of Fig. 20 shows the impact of a Rf = SOOYA degraded (group 4) n-channel transistor on the gate N=10 KfL operation. Although the output voltage is positively shifted, 
E...... ..... .............. the logical inversion function is maintained, illustrating how 
walking-w6unded failure is not necessarily detectable in 
terms of logic performance [8]. However, continued gm 0 degradation causes the curve to shift steadily to the right 
until the circuit enters a 'stuck-at-l' condition. 
-51 Fig2l illustrates the effects of linear catastrophic failure 0 Ors 0.1 &is 0-I - 0-ýs 0-ýI 0.1i 014 (Group 5) on a CMOS invertor. This type of failure dearly Vds (V) 
-1 introduces a voltage-follower behaviour, irrespective of 
Figure 17: Group 4 failure characteristic predicted which device (n-channel or p-channel) has failed. 
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Figure20: Schemadc representation of the transfer 
characteristics of a healthy CMOS invertor Oeft) and ........ ....... ....... ---------------- ------- -------- (MY SOON NOW Mmv. 2OOmV 25()oV 30ooV 3sWV 400pV CMOS invertor with "walking-wounded! n-channel 
Vds transistor. 
Figure 18: Group 5 failure characteristic predicted 
using PSpice model. 
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Figure 21: Schematic representation of the transfer 
characteristics of CMOS invertor gate with linear failure 
in p-channel transistor Oeft) and CMOS invertor gate 
with linear failure in n-channel transistor (right). 
5. Conclusions 
The relationships between latent damage and dc. 
parametric drift in ESD damaged MOSFETs have been 
studied both experimentally and theoretically. The 
following conclusions can be drawn from the results: 
1. Although sub-breakdown latency is difficult to detect in 
terms of dc. parametric drift, the eidreme narrowness 
of the latent failure window (determined by theory and 
experiment), suggests that it is unlikely to be a major 
reliability ha7, ard. Devices subjected to random- 
magnitude ESD are most likely to receive pulses 
greater than Vbd, causing immediate failure, or below 
Vbd-AVI, t, leaving them virtually undamageAL 
2- MOS devices with damaged oxides were found to 
e-, du*bit either walking-wounded or catastrophic-fallure 
characteristics. The former were shown to degrade into 
the latter under working-voltage stress, providing a 
latent failure mechanism. Ile 'jumpy' nature of the 
characteristic degradation suggested spasmodic defect 
expansion under Joule heating. 
3. The Syrzycki methodology [81 was employed in order to 
model the transistors at their various stages of degradation. The effect of degradation on CMOS 
operation was also examined. 
However, the reported experimental data is not 
sufficient to provide a complete picture of the degradation 
processes. This work merely demonstrates that damaged 
devices do degrade under working-voltage stress and 
suggests some explanations as to why this occurs. It also 
provides a springboard for a deeper study, the'results of 
which are to be published later in the year. 
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